Optimal group distribution in carry-skip adders

The carry-skip adder, because of its greater topological regularity and layout simplicity, is considered a good compromise in terms of area and performance. Some general rules have been suggested for its design, but they tend to overlook many important implementation details and cannot be applied to carry-skip adders with more than two levels of carry-skip or with different delays in the carry paths. The result is a nonoptimal distribution of groups and subgroups of the carry-skip circuits, degrading the worst-case delay of the adder. A new algorithm for determining the optimal distribution with no restriction on the number of skip levels is presented. Some results and conclusions are presented regularly in the realization of such an adder in bipolar ECL technology.<<ETX>>

[1]  Vojin G. Oklobdzija,et al.  Some optimal schemes for ALU implementation in VLSI technology , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).

[2]  Dean G. Blevins,et al.  Introduction 1-2 , 1969 .

[3]  Jean-Michel Muller,et al.  A Way to Build Efficient Carry-Skip Adders , 1987, IEEE Transactions on Computers.

[4]  M. Lehman,et al.  Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units , 1961, IRE Trans. Electron. Comput..

[5]  Stanislaw Majerski On Determination of Optimal Distributions of Carry Skips in Adders , 1967, IEEE Trans. Electron. Comput..

[6]  Huey Ling High Speed Binary Adder , 1981, IBM J. Res. Dev..