Discrete wavelet transform core for image processing applications

This paper presents a flexible hardware architecture for performing the Discrete Wavelet Transform (DWT) on a digital image. The proposed architecture uses a variation of the lifting scheme technique and provides advantages that include small memory requirements, fixed-point arithmetic implementation, and a small number of arithmetic computations. The DWT core may be used for image processing operations, such as denoising and image compression. For example, the JPEG2000 still image compression standard uses the Cohen-Daubechies-Favreau (CDF) 5/3 and CDF 9/7 DWT for lossless and lossy image compression respectively. Simple wavelet image denoising techniques resulted in improved images up to 27 dB PSNR. The DWT core is modeled using MATLAB and VHDL. The VHDL model is synthesized to a Xilinx FPGA to demonstrate hardware functionality. The CDF 5/3 and CDF 9/7 versions of the DWT are both modeled and used as comparisons. The execution time for performing both DWTs is nearly identical at approximately 14 clock cycles per image pixel for one level of DWT decomposition. The hardware area generated for the CDF 5/3 is around 15,000 gates using only 5% of the Xilinx FPGA hardware area, at 2.185 MHz max clock speed and 24 mW power consumption.

[1]  Jer-Min Jou,et al.  Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[2]  John V. McCanny,et al.  An efficient architecture for the 2-D biorthogonal discrete wavelet transform , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).

[3]  Martin Vetterli,et al.  Spatially adaptive wavelet thresholding with context modeling for image denoising , 1998, Proceedings 1998 International Conference on Image Processing. ICIP98 (Cat. No.98CB36269).

[4]  Michael W. Marcellin,et al.  JPEG2000 - image compression fundamentals, standards and practice , 2002, The Kluwer International Series in Engineering and Computer Science.

[5]  G. Masera,et al.  A VLSI architecture for IWT (integer wavelet transform) , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[6]  Chen-Yi Lee,et al.  A line-based, memory efficient and programmable architecture for 2D DWT using lifting scheme , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[7]  Liang-Gee Chen,et al.  Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  M. Zamboni,et al.  FPGA power efficient inverse lifting wavelet IP , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[9]  Constantinos E. Goutis,et al.  Quantization effect on VLSI implementations for the 9/7 DWT filters , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[10]  Liang-Gee Chen,et al.  Lifting based discrete wavelet transform architecture for JPEG2000 , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  Touradj Ebrahimi,et al.  The JPEG 2000 still image compression standard , 2001, IEEE Signal Process. Mag..

[12]  Qiao Shi.  VLSI Implementation of Discrete Wavelet Transform , 2001 .

[13]  Bruce F. Cockburn,et al.  Efficient architectures for 1-D and 2-D lifting-based wavelet transforms , 2004, IEEE Transactions on Signal Processing.

[14]  Wim Sweldens,et al.  Lifting scheme: a new philosophy in biorthogonal wavelet constructions , 1995, Optics + Photonics.

[15]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..

[16]  Pei-Yin Chen.  VLSI Implementation for One-Dimensional Multilevel Lifting-Based Wavelet Transform , 2004, IEEE Trans. Computers.

[17]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2002, Asia-Pacific Conference on Circuits and Systems.