Frequency scaling based thermally tolerable Wi-Fi Enable 32-bit ALU design on 90nm FPGA

In this paper, Wi-Fi Enable ALU on 90nm based Virtex-4 FPGA is analyzed using thermal scaling and frequency scaling. It is Wi-Fi enable because we are operating our ALU with frequencies of different IEEE 802.11 Wi-Fi Channel. Frequency scaling and temperature scaling results in power consumption variation and finally saving of energy. Clock power, logic power, signal power, IOs power, leakage power all are dependent on frequency and temperature. The ALU is analyzed to work efficiently at Wi-Fi channel ah, having frequency around 0.9GHz. We are also achieving reduction in range of 30-60% for leakage power using frequency scaling and thermal scaling. For further reduction of power dissipation at high frequency range, we are also using different Clock Gating techniques.

[1]  Li Li,et al.  Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Bishwajeet Pandey,et al.  Clock Gating Aware Low Power Global Reset ALU and Implementation on 28nm FPGA , 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks.

[3]  Tanesh Kumar,et al.  Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..

[4]  Kumar Satyam,et al.  Reliable ALU design with optimized voltage and implementation on 28nm FPGA , 2014, 2014 International Conference on Reliability Optimization and Information Technology (ICROIT).

[5]  J. Yadav,et al.  Energy efficient design and implementation of ALU on 40nm FPGA , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.

[6]  Bishwajeet Pandey,et al.  LVCMOS Based Thermal Aware Energy Efficient Vedic Multiplier Design on FPGA , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.

[7]  E. Boemo,et al.  Clock gating and clock enable for FPGA power reduction , 2012, 2012 VIII Southern Conference on Programmable Logic.