Channel length as a design parameter for low noise wideband LNAs in deep submicron CMOS technologies

In this paper, measurements of drain thermal noise for three NMOS devices with different channel lengths was carried out. The three NMOS devices were all implemented in a 0.18 μm CMOS technology, with channel lengths 0.18. 0.36, and 0.72 μm, respectively. The result was then compared with simulated data using the BSIM3- model and parameters provided by the vendor Large discrepancies between measurements and simulations were observed. This work was done in order to understand how to utilize transistor length as a design parameter to achieve optimal noise gures for wideband LNAs in deep submicron technologies.

[1]  D.B.M. Klaassen,et al.  Accurate thermal noise model for deep-submicron CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  G. Knoblinger,et al.  Thermal channel noise of quarter and sub-quarter micron NMOSFET's , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).

[3]  A. Birbas,et al.  Thermal noise modeling for short-channel MOSFETs , 1996 .

[4]  Kwangseok Han,et al.  Thermal noise modeling for short-channel MOSFETs , 2003, International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003..