Timing Driven Placement for Quasi Delay-Insensitive Circuits

Asynchronous circuits offer promise in handling current and future technology scaling challenges. Unfortunately, their impact has been limited by the lack of design automation. We present A-NTUPLACE, a timing-driven placer uniquely suited to handling quasi delay-insensitive circuits. Our tool uses a generalization of repetitive event rule systems to identify critical signal transitions. The cell placement engine, based on a leading academic placer, NTUPlace3, incorporates net weights to minimize critical wire lengths as well as a novel balancing scheme to ensure isochronic fork constraints are met. We show that our placer is effective at both prioritizing selected nets and balancing forks, demonstrating improvements in 3 of our 4 benchmarks.

[1]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[2]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[3]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[4]  Chris C. N. Chu,et al.  RQL: Global Placement via Relaxed Quadratic Spreading and Linearization , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[5]  Majid Sarrafzadeh,et al.  Dragon2000: standard-cell placement tool for large industry circuits , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[6]  Ulf Schlichtmann,et al.  Kraftwerk2—A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Jonathan Tse,et al.  ULSNAP: An ultra-low power event-driven microcontroller for sensor network nodes , 2014, Fifteenth International Symposium on Quality Electronic Design.

[8]  Jarrod A. Roy,et al.  Capo: robust and scalable open-source min-cut floorplacer , 2005, ISPD '05.

[9]  Gaetano Borriello,et al.  An Algorithm for Exact Bounds on the Time Separation of Events in Concurrent Systems , 1995, IEEE Trans. Computers.

[10]  Steven M. Nowick,et al.  An efficient algorithm for time separation of events in concurrent systems , 2007, ICCAD 2007.

[11]  Peter A. Beerel,et al.  Proteus: An ASIC Flow for GHz Asynchronous Designs , 2011, IEEE Design & Test of Computers.

[12]  Vishwani D. Agrawal,et al.  Chip Layout Optimization Using Critical Path Weighting , 1984, 21st Design Automation Conference Proceedings.

[13]  Georg Sigl,et al.  GORDIAN: VLSI placement by quadratic programming and slicing optimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Alain J. Martin Compiling communicating processes into delay-insensitive VLSI circuits , 2005, Distributed Computing.

[15]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[16]  Tak Kwan Lee,et al.  A General Approach to Performance Analysis and Optimization of Asynchronous Circuits , 1995 .

[17]  Chris C. N. Chu,et al.  FastPlace: efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Peter A. Beerel,et al.  Deriving Performance Bounds for Conditional Asynchronous Circuits Using Linear Programing , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[19]  Stephen Longfield,et al.  Inverting Martin Synthesis for Verification , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[20]  Yoram Moses,et al.  Analyzing Isochronic Forks with Potential Causality , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[21]  Yao-Wen Chang,et al.  NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Sachin S. Sapatnekar,et al.  Timing Analysis and Optimization of Sequential Circuits , 1998 .

[23]  Ganesh Gopalakrishnan,et al.  Performance analysis and optimization of asynchronous circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[24]  Tao Lin,et al.  Asynchronous circuit placement by Lagrangian relaxation , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[25]  Edith Beigné,et al.  A Pseudo-Synchronous Implementation Flow for WCHB QDI Asynchronous Circuits , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.

[26]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[27]  Matheus T. Moreira,et al.  A design flow for physical synthesis of digital cells with ASTRAN , 2014, GLSVLSI '14.

[28]  Christos P. Sotiriou,et al.  CPlace: A Constructive Placer for Synchronous and Asynchronous Circuits , 2011, 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems.

[29]  Michael Kishinevsky,et al.  Performance Analysis Based on Timing Simulation , 1994, 31st Design Automation Conference.

[30]  Andrew B. Kahng,et al.  Implementation and extensibility of an analytic placer , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  A. Sangiovanni-Vincentelli,et al.  The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.

[32]  Robert Karmazin,et al.  cellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[33]  Mark G. Karpovsky,et al.  An automated fine-grain pipelining using domino style asynchronous library , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).