Allocating decoupling capacitors to reduce simultaneous switching noise on chips

noise on chips by Adam Granich Unikowsky Suibmitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degrees of Master of Engineering in Electrical Engineering and Computer Science and Bachelor of Science in Electrical Engineering and Computer Science at the MASSACHUSETTS INSTITUTE OF TECHNOLOGY June 2004 @ Adam Granich Unikowsky, MMIV. All rights reserved. The author hereby grants to MIT permission to reproduce and distribute publicly paper and electronic copies of this thesis document in whole or in part, and to grant others the right to do so.

[1]  Sani R. Nassif,et al.  Optimal decoupling capacitor sizing and placement for standard-cell layout designs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Melvin A. Breuer,et al.  Analysis of ground bounce in deep sub-micron circuits , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  D. P. Steele.  Ground bounce in CMOS ASICs , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[4]  S. R. Vemuru.  Simultaneous switching noise estimation for ASICs , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[5]  J.A. DeFalco.  Ground bounce, what you simulate may not be what you get , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[6]  Kaushik Roy,et al.  Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Massoud Pedram,et al.  Analysis and optimization of ground bounce in digital CMOS circuits , 2000, Proceedings 2000 International Conference on Computer Design.

[8]  Ernest S. Kuh,et al.  New approaches for on-chip power switching noise reduction , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[9]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[10]  D. S. Wills,et al.  On-chip decoupling capacitor optimization using architectural level current signature prediction , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[11]  Howard H. Chen,et al.  On-chip decoupling capacitor optimization for noise and leakage reduction , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[12]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[13]  Kaushik Roy,et al.  Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[14]  Kaushik Roy,et al.  Power supply noise aware floorplanning and decoupling capacitance placement , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[15]  Huajie Chen,et al.  On-chip decoupling capacitor optimization for high-performance VLSI design , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[16]  T. Sudo,et al.  Characterization and reduction of simultaneous switching noise for a multilayer package , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[17]  Massoud Pedram,et al.  Multi-pad power/ground network design for uniform distribution of ground bounce , 1998, DAC.

[18]  A. Kabbani,et al.  Estimation of ground bounce effects on CMOS circuits , 1999 .