A time-interleaved multi-mode ΔΣ RF-DAC for direct digital-to-RF synthesis

A multi-mode delta-sigma (ΔΣ) RF digital-to-analog converter (RF-DAC) is proposed for direct digital-to-RF synthesis. Unlike embedded-mixer ΔΣ RF-DACs which require analog I/Q combining and precise alignment of the local oscillator (LO) and data clock, the proposed circuit is fully digital with only one clock frequency (fS). This architecture eliminates the need for a widely-tuned LO by reconfiguring the ΔΣ modulator (DSM) for a variety of output frequencies, thus making it suitable for software-defined radio. Both a band-pass (BP) and high-pass (HP) DSM are used to synthesize signals at fS/4, fS/2, or 3fS/4. Interleaving is used to reject the first DAC image, doubling the usable bandwidth of the HP DSM while reducing reconstruction filter requirements. The proposed RF-DAC is implemented in 130 nm SiGe BiCMOS. With an fS of 2 GHz, the 0.18 mm2 RF-DAC core consumes 55 mW with output powers of -4.5 dBm, -7.5 dBm, and -13.8 dBm at 0.5 GHz, 1 GHz, and 1.5 GHz, respectively. For the HP DSM, a signal-to-image rejection ratio (SIRR) of 72 dB, an SNR of 54.5 dB over a 50 MHz bandwidth, and an in-band SFDR of 58.5 dB are demonstrated.

[1]  Pieter Palmers,et al.  A linear 28nm CMOS digital transmitter with 2×12bit up to LO baseband sampling and −58dBc C-IM3 , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[2]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[3]  A. Flament,et al.  An All-Digital RF Signal Generator Using High-Speed $\Delta\Sigma$ Modulators , 2009, IEEE Journal of Solid-State Circuits.

[4]  Susan Luschas,et al.  Radio frequency digital-to-analog converter , 2004, IEEE Journal of Solid-State Circuits.

[5]  S. Boumaiza,et al.  Ultimate Transmission , 2012, IEEE Microwave Magazine.

[6]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[7]  M.S.J. Steyaert,et al.  Parallel-path digital-to-analog converters for Nyquist signal generation , 2004, IEEE Journal of Solid-State Circuits.

[8]  R. Farrell,et al.  Using high pass sigma-delta modulation for Class-S power amplifiers , 2007, 2007 18th European Conference on Circuit Theory and Design.

[9]  Hae-Seung Lee,et al.  Output impedance requirements for DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[11]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[12]  D.A. Mercer,et al.  Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18-$\mu$m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[13]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[14]  B.A. Wooley,et al.  A two-path bandpass /spl Sigma//spl Delta/ modulator for digital IF extraction at 20 MHz , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[15]  J.W. Archer,et al.  A broad-band VHF mixer exhibiting high image rejection over a multidecade baseband frequency range , 1981, IEEE Journal of Solid-State Circuits.

[16]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[17]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[18]  Marian Verhelst,et al.  Systematic Analysis of Interleaved Digital-to-Analog Converters , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Lucas Duncan,et al.  A time-interleaved multi-mode ΔΣ RF-DAC for direct digital-to-RF synthesis , 2015, RFIC 2015.

[20]  Gil Engel,et al.  RF digital-to-analog converters enable direct synthesis of communications signals , 2012, IEEE Communications Magazine.

[21]  Koichi Ishida,et al.  Chopper-stabilized high-pass sigma delta modulator utilizing a resonator structure , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[22]  Ameya Bhide,et al.  Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $\Delta\Sigma$ DACs , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  K. Halonen,et al.  A digital quadrature modulator with on-chip D/A converter , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[24]  Ameya Bhide,et al.  An 8-GS/s 200-MHz Bandwidth 68-mW $\Delta\Sigma$ DAC in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[26]  A. Jerng,et al.  A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters , 2007, IEEE Journal of Solid-State Circuits.

[27]  Vipul J. Patel,et al.  InP HBT/Si CMOS-Based 13-Bit 1.33Gsps Digital-to-Analog Converter with >70 dB SFDR , 2012, 2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[28]  Tai-Haur Kuo,et al.  A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < –61dB at 2.8 GS/s With DEMDRZ Technique , 2014, IEEE Journal of Solid-State Circuits.

[29]  S. M. Alavi,et al.  All-Digital I/Q RF-DAC , 2014 .

[30]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[31]  Praveen Kumar Sharma,et al.  A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band , 2015, IEEE Journal of Solid-State Circuits.

[32]  Robert Bogdan Staszewski,et al.  A Wideband 2$\times$ 13-bit All-Digital I/Q RF-DAC , 2014, IEEE Transactions on Microwave Theory and Techniques.

[33]  Bruce A. Wooley,et al.  A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz , 1997 .

[34]  An 11 GS/s 1.1 GHz Bandwidth Interleaved ΔΣ DAC for 60 GHz Radio in 65 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[35]  Arthur H. M. van Roermund,et al.  A general analysis on the timing jitter in D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[36]  B. Bakkaloglu,et al.  A Linear $\Sigma$–$\Delta$ Digital IF to RF DAC Transmitter With Embedded Mixer , 2008, IEEE Transactions on Microwave Theory and Techniques.

[37]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[38]  Aarno Pärssinen,et al.  A Multimode Transmitter in 0.13 $\mu\hbox{m}$ CMOS Using Direct-Digital RF Modulator , 2007, IEEE Journal of Solid-State Circuits.

[39]  P. Eloranta,et al.  Direct-digital RF modulator IC in 0.13 /spl mu/m CMOS for wide-band multi-radio applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[40]  Yorgos Palaskas,et al.  A 2.5-GHz, 6.9-mW, 45-nm-LP CMOS, ΔΣ Modulator Based on Standard Cell Design With Time-Interleaving , 2010, IEEE Journal of Solid-State Circuits.

[41]  Jose Moreira,et al.  A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode , 2011, 2011 IEEE International Solid-State Circuits Conference.