Synthesis of regular computational fabrics with ambipolar CNTFET technology

In this paper, we report on a physical design of regular fabrics with ambipolar CNTFET devices. Three medium-grain size cells, built with ambipolar CNTFETs with in-field controllable polarities are evaluated. We designed regular layouts using these cells using 32nm technology rules and we performed technology mapping and routing of a set of benchmark circuits. CNTFET-based cells were then compared with an existent configurable cell of similar grain size, the Actel ACT1 logic brick, simulated with a 32nm MOSFET model. We obtained delays about 2× better than those obtained with ACT1 after normalization to the intrinsic technology delay. After technology mapping and routing steps, we report performances about 8× better in terms of area × normalized delay for the CNTFET-based cells over the Actel ACT1 cell.

[1]  Giovanni De Micheli,et al.  Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Malgorzata Marek-Sadowska,et al.  On designing via-configurable cell blocks for regular fabrics , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  C Lavoie,et al.  Ambipolar electrical transport in semiconducting single-wall carbon nanotubes. , 2001, Physical review letters.

[4]  Y.-M. Lin,et al.  Novel structures enabling bulk switching in carbon nanotube FETs , 2004, Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC..

[5]  Fabien Clermidy,et al.  Interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[6]  Giovanni De Micheli,et al.  Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[7]  A. El Gamal,et al.  Architecture of field-programmable gate arrays , 1993, Proc. IEEE.

[8]  Ian O'Connor,et al.  Ultra-fine grain reconfigurability using CNTFETs , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[9]  H.-S. Philip Wong,et al.  Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Giovanni De Micheli,et al.  Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications , 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures.

[11]  K. Balasubramanian,et al.  Exclusive-OR gate with a single carbon nanotube , 2006 .