Reliability-centric high-level synthesis

The importance of addressing soft errors in both safety critical applications and commercial consumer products is increasing, mainly due to ever shrinking geometries, higher-density circuits, and employment of power-saving techniques such as voltage scaling and component shut-down. As a result, it is becoming necessary to treat reliability as a first-class citizen in system design. In particular, reliability decisions taken early in system design can have significant benefits in terms of design quality. Motivated by this observation, this paper presents a reliability-centric high-level synthesis approach that addresses the soft error problem. The proposed approach tries to maximize reliability of the design while observing the bounds on area and performance, and makes use of our reliability characterization of hardware components such as adders and multipliers. We implemented the proposed approach, performed experiments with several designs, and compared the results with those obtained by a prior proposal.

[1]  B. Ackalloor,et al.  An overview of library characterization in semi-custom design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  Dan Alexandrescu,et al.  New methods for evaluating the impact of single event transients in VDSM ICs , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[3]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[4]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, ICCAD.

[5]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[6]  Ramesh Karri,et al.  A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics , 1992, Workshop on VLSI Signal Processing.

[7]  H Kamil,et al.  PRACTICAL RELIABILITY ANALYSIS OF LINEAR LIFELINES UNDER NATURAL HAZARDS , 1980 .

[8]  K. Johansson,et al.  In-flight and ground testing of single event upset sensitivity in static RAMs , 1997 .

[9]  Albert E. Casavant,et al.  Scheduling and hardware sharing in pipelined data paths , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  C. Svensson,et al.  Optimized test circuits for SER characterization of a manufacturing process , 2000, IEEE Journal of Solid-State Circuits.

[11]  Vincenzo Piuri,et al.  High-level synthesis of data paths with concurrent error detection , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[12]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).