CORRECTNESS AND REDUCTION IN TIMED CIRCUIT ANALYSIS
暂无分享,去创建一个
Peter A. Beerel | Chris J. Myers | Ganesh Gopalakrishnan | Priyank Kalla | Eric Mercer | John Mathews | David S. Chapman | Reid R. Harrison | G. Gopalakrishnan | C. Myers | David S. Chapman | P. Kalla | P. Beerel | R. Harrison | Eric Mercer | J. Mathews
[1] Ganesh Gopalakrishnan,et al. A correctness criterion for asynchronous circuit validation and optimization , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Peter A. Beerel,et al. Efficient verification of determinate speed-independent circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[3] Chris J. Myers,et al. Timed state space exploration using POSETs , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Chris J. Myers,et al. Timed circuits: a new paradigm for high-speed design , 2001, ASP-DAC '01.
[5] Edmund M. Clarke,et al. Partial order reduction for verification of timed systems , 1999 .
[6] Glynn Winskel,et al. An Introduction to Event Structures , 1989 .
[7] David L. Dill,et al. Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.
[8] H. Peter Hofstee,et al. Verification of delayed-reset domino circuits using ATACS , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[9] Jianmin Hou,et al. Verification of Asynchronous Circuits using Timed Automata , 2002, Theory and Practice of Timed Systems @ ETAPS.
[10] Teresa H. Y. Meng,et al. POSET timing and its application to the synthesis and verification of gate-level timed circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Zheng Ping Hao. Specification And Compilation Of Timed Systems , 1998 .
[12] Peter A. Beerel,et al. Hiding Memory Elements in Induced Hierarchical Verification of Speed- Independent Circuits , 1998 .
[13] Charles L. Seitz. Asynchronous machines exhibiting concurrency , 1970 .
[14] N. S. Barnett,et al. Private communication , 1969 .
[15] Antti Valmari,et al. A stubborn attack on state explosion , 1990, Formal Methods Syst. Des..
[16] Rajeev Alur,et al. A Theory of Timed Automata , 1994, Theor. Comput. Sci..
[17] J. R. Burch. Modelling timing assumption with trace theory , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[18] Mark R. Greenstreet,et al. An event spacing experiment , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.
[19] Edmund M. Clarke,et al. Automatic verification of asynchronous circuits using temporal logic , 1986 .
[20] M. Oliver Möller. Parking can get you there faster - Model Augmentation to Speed up Real-Time Model-Checking , 2002, Electron. Notes Theor. Comput. Sci..
[21] Bin Zhou,et al. Framework of timed trace theoretic verification revisited , 2001, Proceedings 10th Asian Test Symposium.
[22] Ran Ginosar,et al. An asynchronous instruction length decoder , 2001, IEEE J. Solid State Circuits.
[23] Wang Yi,et al. UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems , 1996, Hybrid Systems.
[24] C. Ramchandani,et al. Analysis of asynchronous concurrent systems by timed petri nets , 1974 .
[25] H. Peter Hofstee,et al. Timed circuit verification using TEL structures , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[26] Alexandre Yakovlev,et al. Signal Graphs: From Self-Timed to Timed Ones , 1985, PNPM.
[27] Chris J. Myers,et al. Computer-aided synthesis and verification of gate-level timed circuits , 1996 .
[28] Kiyoshi Oguri,et al. Asynchronous Circuit Design , 2001 .
[29] Ivan E Sutherland,et al. Computers without clocks. , 2002, Scientific American.
[30] Tomohiro Yoneda,et al. Timed trace theoretic verification using partial order reduction , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[31] Fred Kröger,et al. Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.
[32] Robert K. Brayton,et al. Synthesis of hazard-free asynchronous circuits from graphical specifications , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[33] Wang Yi,et al. Partial Order Reductions for Timed Systems , 1998, CONCUR.
[34] Alexandre Yakovlev,et al. Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems , 1990 .
[35] Robert K. Brayton,et al. Verifying Abstractions of Timed Systems , 1996, CONCUR.
[36] Kim G. Larsen,et al. Exact Acceleration of Real-Time Model Checking , 2002, Theory and Practice of Timed Systems @ ETAPS.
[37] Ivan E. Sutherland,et al. GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.
[38] Chris J. Myers,et al. Algorithms for synthesis and verification of timed circuits and systems , 1999 .
[39] Teresa H. Y. Meng,et al. Checking Combinational Equivalence of Speed-Independent Circuits , 1998, Formal Methods Syst. Des..
[40] David L. Dill,et al. Timing Assumptions and Verification of Finite-State Concurrent Systems , 1989, Automatic Verification Methods for Finite State Systems.
[41] Stavros Tripakis,et al. The Tool KRONOS , 1996, Hybrid Systems.
[42] Sharad Malik,et al. Implicit enumeration techniques applied to asynchronous circuit verification , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.
[43] Chris J. Myers,et al. Automatic Abstraction for Verification of Timed Circuits and Systems , 2001, CAV.
[44] Rajeev Alur,et al. Model-Checking in Dense Real-time , 1993, Inf. Comput..
[45] Robert K. Brayton,et al. STARI: A Case Study in Compositional and Hierarchical Timing Verification , 1997, CAV.
[46] Edmund M. Clarke,et al. Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.
[47] D. Heidel,et al. Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[48] Patrice Godefroid. Using Partial Orders to Improve Automatic Verification Methods , 1990, CAV.
[49] C. A. Petri. Communication with automata , 1966 .
[50] Rajeev Alur,et al. Model-checking for real-time systems , 1990, [1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science.
[51] Luciano Lavagno,et al. Partial order based approach to synthesis of speed-independent circuits , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[52] Chris J. Myers,et al. Improved POSET Timing Analysis in Timed Petri Nets , 2001 .
[53] Jerry R. Burch. Combining CTL, Trace Theory and Timing Models , 1989, Automatic Verification Methods for Finite State Systems.
[54] James Lyle Peterson,et al. Petri net theory and the modeling of systems , 1981 .
[55] R. Alur. Techniques for automatic verification of real-time systems , 1991 .
[56] Rajeev Alur,et al. Timing Analysis in COSPAN , 1996, Hybrid Systems.
[57] Chris J. Myers,et al. Modular Synthesis of Timed Circuits using Partial Order Reduction , 2002, Theory and Practice of Timed Systems @ ETAPS.
[58] Amir Pnueli,et al. Some Progress in the Symbolic Verification of Timed Automata , 1997, CAV.
[59] Mark R. Greenstreet. Implementing a STARI chip , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[60] Amir Pnueli,et al. Timing analysis of asynchronous circuits using timed automata , 1995, CHARME.
[61] Stavros Tripakis,et al. Efficient Verification of Timed Automata Using Dense and Discrete Time Semantics , 1999, CHARME.
[62] Stavros Tripakis,et al. Kronos: A Model-Checking Tool for Real-Time Systems , 1998, CAV.
[63] Tomohiro Yoneda,et al. Efficient Verification of Parallel Real–Time Systems , 1993, Formal Methods Syst. Des..
[64] Henrik Hulgaard. Timing analysis and verification of timed asynchronous circuits , 1996 .
[65] Kevin J. Nowka,et al. Designing for a gigahertz [guTS integer processor] , 1998, IEEE Micro.
[66] Oriol Roig I Mansilla. Formal Verification And Testing Of Asynchronous Circuits , 1997 .
[67] Ganesh Gopalakrishnan,et al. Performance analysis and optimization of asynchronous circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[68] Thomas A. Henzinger,et al. Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..
[69] J. Burch. Trace algebra for automatic verification of real-time concurrent systems , 1992 .
[70] Tam-Anh Chu,et al. Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .
[71] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.