A Body Biasing Method for Charge Recovery Circuits: Improving the Energy Efficiency and DPA-Immunity

Charge recovery is a promising concept to design (cryptographic) VLSI circuits with low energy dissipation. However, unsatisfactory designs of proposed logic cells degrade its theoretical efficiency significantly both in its energy consumption and the resistance against differential power analysis attacks (DPA-attacks). Short circuit dissipation and non-adiabatic discharging of capacitance loads are the two major sources of this degradation which are addressed in this paper. In order to reduce these dissipation significantly, we manipulate threshold voltage of circuits transistors by body biasing. To evaluate the efficiency of our method we select a common charge recovery logic called 2N- 2N2P and examine it on 8-bit Brent-Kung adder as well as 4-bit, 8-bit and 16-bit 2N-2N2P carry look-ahead adders. Experimental results show at least 50% reduction in the energy consumption as compared to traditional 2N-2N2P. Moreover, using our technique reduces the dynamic power variation by a factor of 7.8 on the 2N- 2N2P inverter and therefore improves DPA-resistance of charge recovery circuits significantly.

[1]  L. Reyneri,et al.  Positive feedback in adiabatic logic , 1996 .

[2]  Christian Piguet,et al.  Low-power CMOS circuits - technology, logic design and CAD tools , 2005 .

[3]  Amir Moradi,et al.  Charge recovery logic as a side channel attack countermeasure , 2009, 2009 10th International Symposium on Quality Electronic Design.

[4]  Amir Moradi,et al.  A secure and low-energy logic style using charge recovery approach , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[5]  Thomas M. Cover,et al.  Elements of Information Theory , 2005 .

[6]  Dimitri Antoniadis,et al.  Impact of using adaptive body bias to compensate die-to-die Vt variation on within-die Vt variation , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[7]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[8]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[9]  Jean-Jacques Quisquater,et al.  Information Theoretic Evaluation of Side-Channel Resistant Logic Styles , 2007, CHES.

[10]  Stefan Mangard,et al.  Power analysis attacks - revealing the secrets of smart cards , 2007 .

[11]  V.S. Sathe,et al.  Energy-Efficient GHz-Class Charge-Recovery Logic , 2007, IEEE Journal of Solid-State Circuits.

[12]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[13]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[14]  Bart Preneel,et al.  Mutual Information Analysis A Generic Side-Channel Distinguisher , 2008 .

[15]  Hao Min,et al.  Quasi-static adiabatic logic 2N-2N2P2D family , 2006 .

[16]  Alessandro Trifiletti,et al.  Three-Phase Dual-Rail Pre-charge Logic , 2006, CHES.

[17]  Suhwan Kim,et al.  True single-phase adiabatic circuitry , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[18]  M. J. Deen,et al.  Effect of forward and reverse substrate biasing on low-frequency noise in silicon PMOSFETs , 2002 .

[19]  Pinaki Mazumder,et al.  On optimality of adiabatic switching in MOS energy-recovery circuit , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).