The CNNUC3: an analog I/O 64x64 CNN universal machine chip prototype with 7-bit analog accuracy

This paper describes a full-custom mixed-signal chip which embeds distributed optical signal acquisition, digitally-programmable analog parallel processing, and distributed image memory (cache) on a common silicon substrate. This chip, designed in a 0.5 /spl mu/m CMOS standard technology contains around 1000000 transistors, 80% of which operate in analog mode. Chip functional features are in accordance to the CNN Universal Machine paradigm. The chip is capable to complete complex spatio-temporal image processing tasks within short computation time and using a low power budget. The internal circuitry of the chip has been designed to operate in robust manner with >7-bit equivalent accuracy in the internal analog operations, which has been confirmed by experimental measurements. Hence, to all practical purposes, processing tasks completed by the chip have the same accuracy than those completed by digital processors preceded by 7-bit digital-to-analog converters for image digitalization.

[1]  John B. Hughes,et al.  S/sup 2/I: a two-step approach to switched-currents , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[2]  Ángel Rodríguez-Vázquez,et al.  A VLSI-oriented continuous-time CNN model , 1996 .

[3]  Ángel Rodríguez-Vázquez,et al.  A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage , 1997, IEEE J. Solid State Circuits.

[4]  A. Rodriguez-Vazquez,et al.  Four-quadrant one-transistor-synapse for high-density CNN implementations , 1998, 1998 Fifth IEEE International Workshop on Cellular Neural Networks and their Applications. Proceedings (Cat. No.98TH8359).

[5]  Tamás Roska,et al.  The CNN universal machine: an analogic array computer , 1993 .

[6]  J. M. Cruz,et al.  A 16 × 16 Cellular Neural Network Universal Chip: The First Complete Single-Chip Dynamic Computer Array with Distributed Memory and with Gray-Scale Input-Output , 1998 .

[7]  Ricardo Carmona-Galán,et al.  A VLSI-oriented continuous-time CNN model , 1996, Int. J. Circuit Theory Appl..

[8]  S. Espejo,et al.  A 0.5 /spl mu/m CMOS CNN analog random access memory chip for massive image processing , 1998, 1998 Fifth IEEE International Workshop on Cellular Neural Networks and their Applications. Proceedings (Cat. No.98TH8359).