Implementing Machine Vision Systems Using FPGAs

[1]  Marco Platzner,et al.  Field Programmable Logic and Application , 2004, Lecture Notes in Computer Science.

[2]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[3]  Christos-Savvas Bouganis,et al.  Implementation of a foveal vision mapping , 2009, 2009 International Conference on Field-Programmable Technology.

[4]  George Wolberg,et al.  Digital image warping , 1990 .

[5]  Danny Crookes,et al.  Parallel architectures for image processing , 1998 .

[6]  Shih-Chang Hsia.  Fast high-quality color-filter-array interpolation method for digital camera systems , 2004, J. Electronic Imaging.

[7]  Frederick M. Waltz,et al.  Application of SKIPSM to binary morphology , 1994, Other Conferences.

[8]  B. G. Batchelor,et al.  A histogram modification unit for real-time image enhancement , 1988, Comput. Vis. Graph. Image Process..

[9]  Donald G. Bailey,et al.  Single Pass Connected Components Analysis , 2007 .

[10]  Frederick M. Waltz.  Separated-kernel image processing using finite-state machines (SKIPSM) , 1994, Other Conferences.

[11]  Stephen A. Edwards,et al.  The Challenges of Synthesizing Hardware from C-Like Languages , 2006, IEEE Design & Test of Computers.

[12]  Donald G. Bailey.  Machine Vision: A Multi-Disciplinary Systems Engineering Problem , 1988, Defense, Security, and Sensing.

[13]  Donald G. Bailey,et al.  A novel approach to real-time bilinear interpolation , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[14]  Michael J. Schulte,et al.  Symmetric bipartite tables for accurate function approximation , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[15]  Ian Alston,et al.  From C to netlists: hardware engineering for software engineers? , 2002 .

[16]  George Wolberg,et al.  One-Dimensional Resampling with Inverse and Forward Mapping Functions , 2000, J. Graphics, GPU, & Game Tools.

[17]  Nasser Kehtarnavaz,et al.  Real-Time Image and Video Processing: From Research to Reality , 2006, Real-Time Image and Video Processing: From Research to Reality.

[18]  Sinan Kaptanoglu,et al.  Improving FPGA Performance and Area Using an Adaptive Logic Module , 2004, FPL.

[19]  Ian Page.  Closing the gap between hardware and software: hardware-software cosynthesis at Oxford , 1996 .

[20]  Donald G. Bailey,et al.  Optimised single pass connected components analysis , 2008, 2008 International Conference on Field-Programmable Technology.

[21]  Donald G. Bailey,et al.  FPGA implementation of a Single Pass Connected Components Algorithm , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[22]  Andreas Buhler.  GateOS : a minimalist windowing environment and operating system for FPGAs : a thesis presented in partial fulfilment of the requirements for the degree of Master of Engineering in Computer Systems Engineering at Massey University, Palmerston North, New Zealand , 2008 .

[23]  Alvy Ray Smith,et al.  3-D transformations of images in scanline order , 1980, SIGGRAPH '80.

[24]  D. Bailey.  Raster Based Region Growing , 1991 .

[25]  Martin C. Herbordt,et al.  Achieving High Performance with FPGA-Based Computing , 2007, Computer.

[26]  Donald G. Bailey.  Image Border Management for FPGA Based Filters , 2011, 2011 Sixth IEEE International Symposium on Electronic Design, Test and Application.

[27]  T. W. Ridler,et al.  Picture thresholding using an iterative selection method. , 1978 .

[28]  Andrew Hunter,et al.  A run-length based connected component algorithm for FPGA implementation , 2008, 2008 International Conference on Field-Programmable Technology.

[29]  New Zealand.  GateOS: A minimalist Windowing Environment and Operating System for FPGAs , 2007 .

[30]  John Morris,et al.  High Resolution Stereo in Real Time , 2008, RobVis.

[31]  Donald G. Bailey,et al.  Connected components analysis of streamed images , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[32]  Donald G. Bailey,et al.  Algorithm Transformation for FPGA Implementation , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[33]  Azriel Rosenfeld,et al.  Sequential Operations in Digital Picture Processing , 1966, JACM.