Reliability Concerns on LDMOS With Different Split-STI Layout Patterns