Low voltage adiabatic flip-flops based on power-gating CPAL circuits

Abstract This paper presents low voltage adiabatic flip-flops with power-gating techniques. The flip-flops are realized by CPAL (Complementary Pass-Transistor Adiabatic Logic) circuits with DTCMOS (Dual Threshold CMOS) techniques. The designs of adiabatic sequential circuits with power-gating techniques are described. Voltage scaling for power-gating adiabatic mode-8 counter is verified. All circuits are simulated using NCSU PDK 45 nm technology by varying supply voltages. Based on the simulation results, the power-gating DTCMOS adiabatic flip-flops that operate on medium-voltage region can not only keep reasonable speed but also reduce greatly energy consumptions.

[1]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[2]  Jianping Hu,et al.  Near-threshold adiabatic flip-flops based on PAL-2N circuits in nanometer CMOS processes , 2010, 2010 Second Pacific-Asia Conference on Circuits, Communications and System.

[3]  Jianping Hu,et al.  Adiabatic Flip-Flops for Power-Down Applications , 2007, 2007 International Symposium on Integrated Circuits.

[4]  Massoud Pedram,et al.  Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits , 2005, IEICE Trans. Electron..