Reduction of Coupling Transition by Using Multiple Encoding Technique in Data Bus and Its Power Analysis

In Deep submicron technology the on chip and off chip buses plays an Important Role in the total amount of power consumed by chip and embedded chip memory. The capacitance plays significant role in the power analysis and maximum amount of power is utilized by chip of capacitance and less power is utilized by the devices. So the power has to be Reduced this can be done by encoding technique which in turn reduces switching activities. There are so many techniques to reduce energy consumption. In this paper a new encoding scheme which saves power. That reduce data bus energy consumption. This method produce an energy saving method based on Similar values and multi-coding which can further reduce on-chip data bus. In this results of simulation are reduce the ratio of Switching Activity (SA) on data bus lines, maximum ratio of Energy saving (ES) and the average ratio with toggle state Bus values.

[1]  Chih-Hsing Lin,et al.  Embedded Transition Inversion Coding With Low Switching Activity for Serial Links , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  William H. Kautz.  Ieee Transactions on Information Theory Co~tcluding Remarks , 2022 .

[3]  Zhimin Gu,et al.  Joint Hybrid Frequent Value Cache and Multi-Coding for Data Bus Energy Saving , 2016, 2016 IEEE 22nd International Conference on Parallel and Distributed Systems (ICPADS).

[4]  Hiroto Yasuura,et al.  A bus delay reduction technique considering crosstalk , 2000, DATE '00.

[5]  Ahmad Khademzadeh,et al.  Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Dongsheng Wang,et al.  Post global routing crosstalk synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Suresh Purini,et al.  Transition Inversion Based Low Power Data Coding Scheme for Buffered Data Transfer , 2010, 2010 23rd International Conference on VLSI Design.

[8]  M. Sailaja,et al.  Vlsi design of low power data encoding techniques for network-on-chip , 2016, 2016 International Conference on Signal Processing, Communication, Power and Embedded System (SCOPES).

[9]  Sandeep Saini,et al.  Implementation of low power FFT structure using a method based on conditionally coded blocks , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[10]  Rashid Rashidzadeh,et al.  Improved bus-shift coding for low-power I/O , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[12]  Hai Zhou,et al.  Global routing with crosstalk constraints , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[13]  Abhishek Sharma,et al.  A Quadro Coding Technique to Reduce Self Transitions in VLSI Interconnects , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[14]  Srinivas B. Mandalika,et al.  A new bus coding technique to minimize crosstalk in VLSI bus , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[15]  Anindya Sundar Dhar,et al.  Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Edwin Naroska,et al.  Low Power Dynamic Bus Encoding for Deep Sub-micron Design , 2005 .

[17]  Carl Sechen,et al.  Timing and crosstalk driven area routing , 1998, DAC.