MPSoC Communication Architecture Exploration Using an Abstraction Refinement Method

The complexity of today's Multi-Processors System-on-Chip (MPSoC) requires new design methodologies to solve time-to-market and design cost problems. In SoC for which several subsystems are connected together, we notice that lots of design time is wasted on solving the inter-subsystem (global) communication problem. In this paper, we propose a novel communication exploration method based on a multi-abstraction levels exploration. With this work, the inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. The simulation at the higher abstraction level allows designers to explore parameters of the interconnection model at the more detailed abstraction level. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, we illustrate the whole communication exploration process step by step. From experimental results, we show that compared with the cycle accurate simulation, the inter-subsystem communication can be well optimized and evaluated at higher abstraction levels.

[1]  G. Borriello,et al.  Communication synthesis for distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[2]  Frédéric Pétrot,et al.  Platform-based design from parallel C specifications , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[4]  Sujit Dey,et al.  Efficient exploration of the SoC communication architecture design space , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  Ed F. Deprettere,et al.  Exploring Embedded-Systems Architectures with Artemis , 2001, Computer.

[6]  A. Sangiovanni-Vincentelli,et al.  Constraint-driven communication synthesis , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[7]  F. Petrot,et al.  Lightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Functional Model Exploration for Multimedia Applications via Algebraic Operators , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[9]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..

[10]  Michael Gasteier,et al.  Bus-based communication synthesis on system-level , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[11]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[12]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[13]  Sudeep Pasricha,et al.  Using TLM for exploring bus-based SoC communication architectures , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).