An Interconnect Architecture for Networking Systems on Chips
暂无分享,去创建一个
Sujit Dey | Anh Nguyen | Faraydon Karim | S. Dey | F. Karim | A. Nguyen
[1] T. V. Lakshman,et al. Beyond best effort: router architectures for the differentiated services of tomorrow's Internet , 1998, IEEE Commun. Mag..
[2] T. V. Lakshman,et al. High-speed policy-based packet forwarding using efficient multi-dimensional range matching , 1998, SIGCOMM '98.
[3] David Flynn,et al. AMBA: enabling reusable on-chip designs , 1997, IEEE Micro.
[4] Carl M. Harris,et al. Fundamentals of queueing theory , 1975 .
[5] Sujit Dey,et al. Communication architecture tuners: a methodology for the design of high-performance communication architectures for system-on-chips , 2000, Proceedings 37th Design Automation Conference.
[6] Thomas E. Stern,et al. Throughput Analysis, Optimal Buffer Allocation, and Traffic Imbalance Study of a Generic Nonblocking Packet Switch , 1991, IEEE J. Sel. Areas Commun..
[7] Alan E. Charlesworth. The Sun Fireplane Interconnect , 2002, IEEE Micro.
[8] Alberto L. Sangiovanni-Vincentelli,et al. Interface-based design , 1997, DAC.
[9] Manfred Glesner,et al. Bus-Based Communication Synthesis on System-Level , 1996, TODE.
[10] Sujit Dey,et al. Evaluation of the traffic-performance characteristics of system-on-chip communication architectures , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.
[11] Carl M. Harris,et al. Fundamentals of queueing theory (2nd ed.). , 1985 .
[12] G. Borriello,et al. Communication synthesis for distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[13] Sujit Dey,et al. Efficient exploration of the SoC communication architecture design space , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).