An asynchronous spike event coding scheme for programmable analog arrays

This paper presents a spike event coding scheme for the communication of analog signals in programmable analog arrays. In the scheme presented here no events are transmitted when the signals are constant leading to low power dissipation and traffic reduction in analog arrays. The design process and the implementation of the scheme in a programmable array context are explained. The validation of the presented scheme is performed using a speech signal. Finally, we demonstrate how the event coded scheme can perform summation of analog signals without additional hardware.

[1]  Joachim Becker,et al.  A continuous-time field programmable analog array (FPAA) consisting of digitally reconfigurable G/sub M/-cells , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  Yannis P. Tsividis,et al.  Mixed-Domain Systems and Signal Processing Based on Input Decomposition , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Alister Hamilton,et al.  A programmable spike-timing based circuit block for reconfigurable neuromorphic computing , 2009, Neurocomputing.

[4]  Gabor C. Temes,et al.  Random error effects in matched MOS capacitors and current sources , 1984 .

[5]  Dean R. D'Mello,et al.  Design Approaches to Field-Programmable Analog Integrated Circuits , 1998 .

[6]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[7]  David V. Anderson,et al.  Net-Sensitivity-Based Optimization of Large-Scale Field-Programmable Analog Array (FPAA) Placement and Routing , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Alister Hamilton,et al.  Palmo: pulse-based signal processing for programmable analog VLSI , 2002 .

[9]  Valeriu Beiu,et al.  Does the brain really outperform Rent’s rule? , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[10]  Mohammed Ismail,et al.  A High Speed, Low Voltage CMOS Offset Comparator , 2003 .

[11]  Hiroshi Inose,et al.  Asynchronous delta-modulation system , 1966 .

[12]  Wulfram Gerstner,et al.  Spiking neurons , 1999 .

[13]  John G. Harris,et al.  Signal reconstruction from spiking neuron models , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[14]  Alister Hamilton,et al.  Programmable Analog VLSI Architecture Based upon Event Coding , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[15]  J. Jacob Wikner,et al.  Modeling of CMOS digital-to-analog converters for telecommunication , 1999 .

[16]  Alain J. Martin.  Translating Concurrent Programs into VLSI Chips , 1992, PARLE.

[17]  Kenneth L. Shepard,et al.  Continuous-time digital signal processors , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[18]  Marek Miśkowicz,et al.  Asynchronous Sigma-Delta analog-to digital converter based on the charge pump integrator , 2008 .

[19]  E.K.F. Lee,et al.  A CMOS field-programmable analog array , 1991 .

[20]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[21]  László Tóth,et al.  Perfect recovery and sensitivity analysis of time encoded bandlimited signals , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  David V. Anderson,et al.  Developing large-scale field-programmable analog arrays , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[23]  Alister Hamilton,et al.  A CMOS implementation of a spike event coding scheme for analog arrays , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[24]  Gilles Sicard,et al.  A new class of asynchronous A/D converters based on time quantization , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[25]  P.G. Gulak,et al.  A CMOS Field-programmable Analog Array , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[26]  Yannis P. Tsividis,et al.  Event-driven, continuous-time ADCs and DSPs for adapting power dissipation to signal activity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[27]  Mel Bazes,et al.  Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .

[28]  D. L. Grundy.  A computational approach to VLSI analog design , 1994 .

[29]  J. Neil Ross,et al.  A continuous-time hierarchical field programmable analogue array , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[30]  Ian Macbeth,et al.  DPAD2—A Field Programmable Analog Array , 1998 .

[31]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[32]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .