Dynamic zero-sensitivity scheme for low-power cache memories