Low-Complexity High-Performance Low-Density Parity-Check Encoder Design for China Digital Radio Standard

This paper proposes a novel encoder architecture of low-density parity-check (LDPC) generator matrix in frequency modulation-China digital radio (CDR), which was promulgated in August 2013. We utilize the specific structure of LDPC parity matrix to parallelize row and column encoding operations. An optimized method is also proposed to control memories, which can be reused for the LDPC code with different code rates to improve the utilization of hardware resources. The proposed LDPC encoder and decoder are implemented on Xilinx FPGA. According to simulation results of ModelSim and MATLAB, we also verify that the proposed method has the advantages of reduced resource consumption, low power, and high accuracy. The proposed encoder can achieve throughput up to 400 Mbps. In particular, with Lena binary image as the test transmission data, we find that the decoded result meets the error requirements of CDR.

[1]  Leonel Sousa,et al.  A Survey on Programmable LDPC Decoders , 2016, IEEE Access.

[2]  Lingxiang Zheng,et al.  Implementation of LDPC Encoding to DTMB Standard Based on FPGA , 2011, 2011 10th IEEE/ACIS International Conference on Computer and Information Science.

[3]  Peng Gao,et al.  A digital audio broadcasting system using short length QC-LDPC , 2012 .

[4]  Zixiang Xiong,et al.  Low-Complexity Encoding of Quasi-Cyclic Codes Based on Galois Fourier Transform , 2013, IEEE Transactions on Communications.

[5]  Baoming Bai,et al.  Construction of Quasi-Cyclic LDPC Codes via Masking With Successive Cycle Elimination , 2016, IEEE Communications Letters.

[6]  Amir H. Banihashemi,et al.  Efficient Search of Girth-Optimal QC-LDPC Codes , 2016, IEEE Transactions on Information Theory.

[7]  Qiuju Diao,et al.  LDPC Codes on Partial Geometries: Construction, Trapping Set Structure, and Puncturing , 2013, IEEE Transactions on Information Theory.

[8]  Shu Lin,et al.  Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Nie Zheng-hua.  Low Computational Complexity Algorithms of LDPC Decoder for CMMB , 2010 .

[10]  Jian Wang,et al.  A Sharp Condition for Exact Support Recovery With Orthogonal Matching Pursuit , 2017, IEEE Transactions on Signal Processing.

[11]  Tingting Liang,et al.  Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes , 2018, 2018 IEEE 3rd Advanced Information Technology, Electronic and Automation Control Conference (IAEAC).

[12]  Victor C. M. Leung,et al.  Opportunistic Downlink Scheduling With Resource-Based Fairness and Feedback Reduction in Distributed Antenna Systems , 2016, IEEE Transactions on Vehicular Technology.

[13]  Xiao Ma,et al.  A Class of Nonbinary LDPC Codes with Fast Encoding and Decoding Algorithms , 2013, IEEE Transactions on Communications.