Performance analysis of different 8-bit full adders

Full adder plays a major role in various fields like Very Large Scale Integrated Circuits(VLSI),Digital Signal Processing(DSP),Microprocessors(MP) for Arithmetic Operations as additions are the basic functions. There are many topologies with unique characteristics. Power dissipation, Delay and Area are the key parameters suggested for characterization of logics. In this paper, a thorough analysis of these parameters described topologies is analyzed. A comparative study reveals and suggests different logics pertaining to different profile considerations.

[1]  M.B. Srinivas,et al.  New improved 1-bit full adder cells , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.

[2]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Sachin S. Sapatnekar,et al.  Fast comparisons of circuit implementations , 2004 .

[5]  Oh-Hyeong Kwon.  A Boolean extraction technique for multiple-level logic optimization , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  M. Mohanapriya,et al.  Area, Delay And Power Comparison Of Adder Topologies , 2012, VLSIC 2012.

[7]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.