Fault models and tests for two-port memories

In this paper the effects of simultaneous memory access on the fault modeling for two-port memories are investigated. New fault models and their march tests are presented. The obtained tests are of order O(n/sup 2/), which makes them less practical for larger two-port memories. However, the complexity can be reduced to O(n), when the memory topology is taken into account.

[1]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[2]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[3]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[4]  Michael Nicolaidis,et al.  Testing complex couplings in multiport memories , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.