Static and dynamic task mapping onto network on chip multiprocessors

Due to its scalability and flexibility, Network-on-Chip (NoC) is a growing and promising communication paradigm for Multiprocessor System-on-Chip (MPSoC) design. As the manufacturing process scales down to the deep submicron domain and the complexity of the system increases, fault-tolerant design strategies are gaining increased relevance. This paper exhibits the use of a Population-Based Incremental Learning (PBIL) algorithm aimed at finding the best mapping solutions at design time, as well as to finding the optimal remapping solution, in presence of single-node failures on the NoC. The optimization objectives in both cases are the application completion time and the network's peak bandwidth. A deterministic XY routing algorithm was used in order to simulate the traffic conditions in the network which has a 2D mesh topology. Obtained results are promising. The proposed algorithm exhibits a better performance, when compared with other reported approaches, as the problem size increases.

[1]  Alois Knoll,et al.  Energy-Aware Task Allocation for Network-on-Chip Based Heterogeneous Multiprocessor Systems , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[2]  Lothar Thiele,et al.  Mapping Applications to Tiled Multiprocessor Embedded Systems , 2007, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007).

[3]  S. Russel and P. Norvig,et al.  “Artificial Intelligence – A Modern Approach”, Second Edition, Pearson Education, 2003. , 2015 .

[4]  Fernando Gehm Moraes,et al.  Energy-aware dynamic task mapping for NoC-based MPSoCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[5]  Jiayi Sheng,et al.  A method of quadratic programming for mapping on NoC architecture , 2011, 2011 9th IEEE International Conference on ASIC.

[6]  Lothar Thiele,et al.  Dynamic and adaptive allocation of applications on MPSoC platforms , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Bin Li,et al.  An Approach for Dynamic Hardware /Software Partitioning Based on DPBIL , 2007, Third International Conference on Natural Computation (ICNC 2007).

[8]  César A. M. Marcon,et al.  Partitioning and dynamic mapping evaluation for energy consumption minimization on NoC-based MPSoC , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[9]  Amit Kumar Singh,et al.  Run-Time Computation and Communication Aware Mapping Heuristic for NoC-Based Heterogeneous MPSoC Platforms , 2011, 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming.

[10]  Radu Marculescu.  Networks-on-chip: the quest for on-chip fault-tolerant communication , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[11]  Jiayi Sheng,et al.  An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture , 2011, 2011 9th IEEE International Conference on ASIC.

[12]  Hamid Sarbazi-Azad,et al.  Multicast-Aware Mapping Algorithm for On-chip Networks , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[13]  David Z. Pan,et al.  UNISM: Unified Scheduling and Mapping for General Networks on Chip , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Guy Gogniat,et al.  A multi-objective approach for multi-application NoC mapping , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[15]  Venkatesan Muthukumar,et al.  Efficient Scheduling Algorithms for MpSoC Systems , 2011, 2011 Eighth International Conference on Information Technology: New Generations.

[16]  Peter Norvig,et al.  Artificial Intelligence: A Modern Approach , 1995 .

[17]  Alexandre M. Amory,et al.  Multi-task dynamic mapping onto NoC-based MPSoCs , 2011, SBCCI '11.

[18]  J. Teich,et al.  Run time mapping of adaptive applications onto homogeneous NoC-based reconfigurable architectures , 2009, 2009 International Conference on Field-Programmable Technology.

[19]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Shaahin Hessabi,et al.  An energy-aware methodology for mapping and scheduling of concurrent applications in MPSoC architectures , 2011, 2011 19th Iranian Conference on Electrical Engineering.

[21]  César A. M. Marcon,et al.  Partitioning and mapping on NoC-Based MPSoC: an energy consumption saving approach , 2011, NoCArc '11.

[22]  Mohammad Hosseinabady,et al.  Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles , 2012, IET Comput. Digit. Tech..

[23]  David Z. Pan,et al.  A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[24]  Alexander Hall,et al.  Energy efficient application mapping to NoC processing elements operating at multiple voltage levels , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[25]  Onur Derin,et al.  Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[26]  Weiping Jing,et al.  Energy and thermal aware mapping for mesh-based NoC architectures using multi-objective ant colony algorithm , 2011, 2011 3rd International Conference on Computer Research and Development.

[27]  Fernando Gehm Moraes,et al.  Dynamic Task Mapping for MPSoCs , 2010, IEEE Design & Test of Computers.

[28]  Ray H. White,et al.  Competitive hebbian learning: Algorithm and demonstrations , 1992, Neural Networks.

[29]  Natalie D. Enright Jerger,et al.  Exploration of Temperature Constraints for Thermal Aware Mapping of 3D Networks on Chip , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[30]  Amit Kumar Singh,et al.  A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs , 2011, 2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).

[31]  Ling Xiang,et al.  NoC mapping based on chaos artificial bee colony optimization , 2011, 2011 International Conference on Computational Problem-Solving (ICCP).

[32]  Bin Xie,et al.  Packet Triggered Prediction Based Task Migration for Network-on-Chip , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[33]  Alberto L. Sangiovanni-Vincentelli.  Is a Unified Methodology for System-Level Design Possible? , 2008, IEEE Design & Test of Computers.

[34]  Amit Kumar Singh,et al.  Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms , 2010, J. Syst. Archit..

[35]  Fredy Rivera,et al.  System - Level Partitioning for Embedded Systems Design Using Population - Based Incremental Learning , 2010, CDES.

[36]  Fernando Gehm Moraes,et al.  Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs , 2007, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07).