Automatic Generation of Memory Interfaces for ASIPs

With the growing market for multi-processor system-on-chip MPSoC solutions, application-specific instruction-set processors ASIPs gain importance as they allow for a wide tradeoff between flexibility and efficiency in such a system. Their development is aided by architecture description languages ADLs supporting the automatic generation of architecture-specific tool sets as well as synthesizable register transfer level RTL implementations from a single architecture model. However, these generated implementations have to be manually adapted to the interfaces of dedicated memories or memory controllers, slowing down the design-space exploration regarding the memory architecture. To overcome this drawback, the authors extend RTL code generation from ADL models with the automatic generation of memory interfaces. This is accomplished by introducing a new abstract and versatile description format for memory interfaces and their timing protocols. The feasibility of this approach is demonstrated in real-life case studies, including a design space exploration for a banked memory system.

[1]  Gert Goossens,et al.  Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite , 2006, International Symposium on System-on-Chip.

[2]  Srinivas Devadas,et al.  Techniques for accurate performance evaluation in architecture exploration , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Samir Chatterjee,et al.  International Journal of Business Data Communications and Networking , 2010 .

[4]  Nikil Dutt,et al.  Processor Description Languages , 2008 .

[5]  Gerd Ascheid,et al.  Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves , 2009, CHES.

[6]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[7]  Dan Boneh,et al.  A Brief Look at Pairings Based Cryptography , 2007, 48th Annual IEEE Symposium on Foundations of Computer Science (FOCS'07).

[8]  Hussein Al-Bahadili,et al.  A Novel Dynamic Noise-Dependent Probabilistic Algorithm for Route Discovery in MANETs , 2011, Int. J. Bus. Data Commun. Netw..

[9]  M. Falch.  Handbook of Research on Global Diffusion of Broadband Data Transmission , 2008 .

[10]  Luca Fanucci,et al.  Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing , 2007, Journal of Real-Time Image Processing.

[11]  Panayiota Tsatsou,et al.  Mobile Phones Like Any Other ICT?: The Case of Greece and its Adoption of Mobile Phones from a Socio-Cultural Perspective , 2011 .

[12]  N. Shi.  Wireless Communications and Mobile Commerce , 2003 .

[13]  Rainer Leupers,et al.  Optimized ASIP synthesis from architecture description language models , 2007 .

[14]  Yogesh Dwivedi.  Adoption, Usage, and Global Impact of Broadband Technologies: Diffusion, Practice and Policy [EDITED BOOK], , 2010 .

[15]  Nikil D. Dutt,et al.  Processor-memory coexploration using an architecture description language , 2004, TECS.

[16]  Gusztáv Adamis.  Mobile Network Protocols of GSM and GPRS , 2011 .

[17]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[18]  Tibor Dulai,et al.  Advanced Communication Protocol Technologies: Solutions, Methods, and Applications , 2011 .

[19]  Nikil D. Dutt,et al.  Rapid exploration of pipelined processors through automatic generation of synthesizable RTL models , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[20]  Srinivas Devadas,et al.  ISDL: an instruction set description language for retargetability , 1997, DAC.

[21]  Paulo S. L. M. Barreto,et al.  Pairing-Friendly Elliptic Curves of Prime Order , 2005, Selected Areas in Cryptography.

[22]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[23]  Gerald Grant.  Managing Telecommunications and Networking Technologies in the 21st Century: Issues and Trends , 2001 .

[24]  Rajat Moona,et al.  High level synthesis from Sim-nML processor models , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[25]  Chris Chatwin,et al.  Opportunities and Limitations in M-commerce , 2004 .

[26]  Rainer Leupers,et al.  Processor/memory co-exploration on multiple abstraction levels , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[27]  Emanuele Viola,et al.  One-way multiparty communication lower bound for pointer jumping with applications , 2007, 48th Annual IEEE Symposium on Foundations of Computer Science (FOCS'07).

[28]  Rajat Moona,et al.  Processor modeling for hardware software codesign , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).