A 10-bit 300-MS/s asynchronous SAR ADC with strategy of optimizing settling time for capacitive DAC in 65 nm CMOS

A 10-bit 300-MS/s asynchronous SAR ADC in 65nm CMOS is presented in this paper. To achieve low power, binary-weighed capacitive DAC is employed without any digital correction or calibration. Consequently, settling time for the capacitive DAC would be a dominant limiting factor for the ADC operating speed. A novel architecture is proposed to optimize the settling time for the capacitive DAC, which depends merely on the on-resistance of switches and the capacitance of unit capacitor and irrelevant to the resolution. Therefore, high-speed high-resolution SAR ADC is possible. What is deserved to highlight is that the architecture improves the ADC performance at a fraction of the cost, with only some capacitors and control logic added. Post-layout simulation has been made for the SAR ADC. At a 1.2-V supply voltage and a sampling rate of 300MS/s, it consumes 1.27mW and achieves an SNDR of 60dB, an SFDR of 67.5dB, with the Nyquist input. The SAR ADC occupies a core area of 450×380µm2.

[1]  Kunihiro Asada,et al.  Clocked comparator for high-speed applications in 65nm technology , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[2]  Michael P. Flynn,et al.  A 12b 50MS/s 3.5mW SAR assisted 2-stage pipeline ADC , 2010, 2010 Symposium on VLSI Circuits.

[3]  D. Jackuline Moni,et al.  High-speed and low-power dynamic latch comparator , 2012, 2012 International Conference on Devices, Circuits and Systems (ICDCS).

[4]  Rui Paulo Martins,et al.  A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC , 2012, CICC.

[5]  Li Li,et al.  A low power 10-bit 100-MS/s SAR ADC in 65nm CMOS , 2011, 2011 9th IEEE International Conference on ASIC.

[6]  Peter R. Kinget,et al.  Current Reference Pre-Charging Techniques for Low-Power Zero-Crossing Pipeline-SAR ADCs , 2014, IEEE Journal of Solid-State Circuits.

[7]  Jae Ho Jung,et al.  A 9-bit 100-MS/s flash-SAR ADC without track-and-hold circuits , 2012, 2012 International Symposium on Wireless Communication Systems (ISWCS).

[8]  Rui Paulo Martins,et al.  A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[9]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[10]  Rui Paulo Martins,et al.  A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[11]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[12]  Qiang Li,et al.  A 10-bit 150MS/s SAR ADC with parallel segmented DAC in 65nm CMOS , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[13]  Borivoje Nikolic,et al.  A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[14]  B. Leung,et al.  Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series , 1999 .

[15]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[16]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[17]  Kathleen Philips,et al.  A 0.7V 7-to-10bit 0-to-2MS/s flexible SAR ADC for ultra low-power wireless sensor nodes , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).