Modeling and analysis of core-centric network processors

Network processors can be categorized into two types, the coprocessors-centric model in which the data-plane is handled by coprocessors, and the core-centric model in which the core processes most of the data-plane packets yet offloading some tasks to coprocessors. While the former has been properly explored over various applications, researches regarding the latter remain limited. Based on the previous experience of prototyping the virtual private network (VPN) over the IXP425 network processor, this work aims to derive design implications for the core-centric model performing computational intensive applications. From system and IC vendors' perspectives, the continuous-time Markov chain and Petri net simulations are adopted to explore this architecture. Analytical results prove to be quite inline with those of the simulation and implementation. With subsequent investigation we find that appropriate process run lengths can improve the effective core utilization by 2.26 times, and by offloading the throughput boosts 7.5 times. The results also suggest single process programming since context switch overhead impacts considerably on the performance.

[1]  Ying-Dar Lin,et al.  DiffServ edge routers over network processors: implementation and evaluation , 2003 .

[2]  Bo Li,et al.  Optimization and benchmark of cryptographic algorithms on network processors , 2004, IEEE Micro.

[3]  Yuan-Cheng Lai,et al.  Modeling and analysis of core-centric network processors , 2008, TECS.

[4]  Wenke Lee,et al.  A hardware platform for network intrusion detection and prevention , 2005 .

[5]  Christopher Small,et al.  An overview of the Sam CMT simulator kit , 2004 .

[6]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[7]  M. Zubereky,et al.  Timed Colored Petri Net Models of Distributed Memory Multithreaded Multiprocessors , 1998 .

[8]  Torsten Braun,et al.  Virtual Private Network Architecture , 1999 .

[9]  Jean-Loup Baer,et al.  A Modeling Framework for Network Processor Systems , 2003 .

[10]  Tilman Wolf,et al.  Performance models for network processor design , 2006, IEEE Transactions on Parallel and Distributed Systems.

[11]  Cong Fu,et al.  The RASE (Rapid, Accurate Simulation Environment) for chip multiprocessors , 2005, CARN.

[12]  Jie Wang,et al.  Analytical Performance Analysis of Network-Processor-Based Application Designs , 2006, Proceedings of 15th International Conference on Computer Communications and Networks.

[13]  Michael Westergaard,et al.  CPN Tools for Editing, Simulating, and Analysing Coloured Petri Nets , 2003, ICATPN.

[14]  Yuan-Cheng Lai,et al.  VPN gateways over network processors: implementation and evaluation , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[15]  Michael John Sebastian Smith,et al.  Application-specific integrated circuits , 1997 .

[16]  Douglas Comer,et al.  Building experimental virtual routers with network processors , 2006, 2nd International Conference on Testbeds and Research Infrastructures for the Development of Networks and Communities, 2006. TRIDENTCOM 2006..