40V MESFETs fabricated on 32nm SOI CMOS

This article describes 40V N-channel MESFETs fabricated at a commercial 32nm SOI CMOS foundry without changing any of the process flow or including additional mask steps. The 32nm technology node is the most advanced technology node to date for MESFET fabrication and builds upon previous work completed at other process nodes. High voltage MESFETs were measured with current drives of 110mA/mm. The devices are suitable for RF development and have peak cut-off frequency, fT, of 30.5GHz and maximum oscillation frequency, fmax, of 34.5GHz.

[1]  A. Balijepalli,et al.  CMOS-Compatible SOI MESFETs With High Breakdown Voltage , 2006, IEEE Transactions on Electron Devices.

[2]  A. Tombak,et al.  High-Efficiency Cellular Power Amplifiers Based on a Modified LDMOS Process on Bulk Silicon and Silicon-On-Insulator Substrates With Integrated Power Management Circuitry , 2012, IEEE Transactions on Microwave Theory and Techniques.

[3]  Benjamin J. Blalock,et al.  Silicon-based integrated mosfets and mesfets : A new paradigm for low power, mixed signal, monolithic systems using commercially available soi , 2006 .

[4]  M. R. Ghajar,et al.  High voltage SOI MESFETs at the 45nm technology node , 2012, 2012 IEEE International SOI Conference (SOI).

[5]  Domine Leenaerts,et al.  A 65 nm CMOS 30 dBm Class-E RF Power Amplifier With 60% PAE and 40% PAE at 16 dB Back-Off , 2009, IEEE Journal of Solid-State Circuits.

[6]  T. Thornton,et al.  32 dBm Power Amplifier on 45 nm SOI CMOS , 2013, IEEE Microwave and Wireless Components Letters.

[7]  T. Thornton,et al.  SOI MESFETs Fabricated Using Fully Depleted CMOS Technologies , 2009, IEEE Electron Device Letters.

[8]  Bertan Bakkaloglu,et al.  An integrated MESFET voltage follower LDO for high power and PSR RF and analog applications , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[9]  Jinho Jeong,et al.  A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS , 2010, IEEE Transactions on Microwave Theory and Techniques.

[10]  S J Wilk,et al.  Scaling SOI MESFETs to 150-nm CMOS Technologies , 2011, IEEE Transactions on Electron Devices.