A CMOS general-purpose sampled-data analogue microprocessor
暂无分享,去创建一个
[1] Shin'ichiro Okazaki,et al. A 3.84 gips integrated memory array processor , 1996, Syst. Comput. Jpn..
[2] John B. Hughes,et al. Switched-currents : an analogue technique for digital technology , 1993 .
[3] John B. Hughes,et al. S/sup 2/I: a switched-current technique for high performance , 1993 .
[4] D. L. Grundy. A computational approach to VLSI analog design , 1994 .
[5] Kenneth E. Batcher,et al. Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.
[6] Ian Macbeth,et al. DPAD2—A Field Programmable Analog Array , 1998 .
[7] Yoshihiro Fujita,et al. A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-Mb SRAM , 1994, IEEE J. Solid State Circuits.
[8] Soha Hassoun,et al. A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..
[9] Tamás Roska,et al. The CNN universal machine: an analogic array computer , 1993 .
[10] Shojiro Yoneda,et al. Sampled-data charge processor , 1985 .
[11] Eric A. Vittoz,et al. Charge injection in analog MOS switches , 1987 .
[12] D. L. Grundy. A computational approach to VLSI analog design , 1994, J. VLSI Signal Process..
[13] Liang-Hung Lu,et al. The design of the CMOS current-mode general purpose analog processor , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[14] Gealow,et al. A Pixel-parallel Image Processor Using Logic Pitch-matched To Dynamic Memory , 1997, Symposium 1997 on VLSI Circuits.