Impact of gate-source/drain underlap and ground plane (GP) structures towards digital FoM of 25 nm UTBB SOI MOSFETs

This work investigates the impact of gate-source/drain underlap (LUL) together with different ground plane (GP) structures on the digital figure-of-merit (FoM) of 25 nm UTBB FDSOI devices using two-dimensional (2D) numerical simulations. It is found for all ground plane structure, longer underlap produces 1) lower off-current (Ioff) but at a cost of lower on-current (Ion), thus a lower transconductance (gm). In terms of the impact of different GP structures, longer underlap shows 1) stronger influence on the Id-Vg characteristics 2) an improvement in the DIBL as a result of lower effect of drain potential, compared with no-underlap. In addition, DIBL dependence on various GP structures is higher at shorter underlap as compared to longer underlap. It is shown that to achieve good Short-Channel Effects (SCEs) control and optimal digital results, careful design consideration need to be done in selecting a combination of LUL and GP structures to be adopted in the device design, as there is a trade-off between Ioff and Ion, as well as on the DIBL.

[1]  D. Sharma,et al.  Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference? , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  U. Hashim,et al.  Lower DIBL in inverted substrate of UTBB SOI n-MOSFETs , 2014, 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014).

[3]  J. Conner,et al.  Performance and Variability Comparisons between Multi-Gate FETs and Planar SOI Transistors , 2006, 2006 International Electron Devices Meeting.

[4]  D. Flandre,et al.  Extended MASTAR Modeling of DIBL in UTB and UTBB SOI MOSFETs , 2012, IEEE Transactions on Electron Devices.

[5]  David J. Frank,et al.  Nanoscale CMOS , 1999, Proc. IEEE.

[6]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[7]  J. An,et al.  Physical insights on design and modeling of nanoscale FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[8]  V. Trivedi,et al.  Source/drain-doping engineering for optimal nanoscale FinFET design , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[9]  G. A. Armstrong,et al.  Source/drain engineered ultra low power analog/RF UTBB MOSFETs , 2011, Ulis 2011 Ultimate Integration on Silicon.

[10]  Ji-Woon Yang,et al.  Highly Manufacturable Double-Gate FinFET With Gate-Source/Drain Underlap , 2007, IEEE Transactions on Electron Devices.

[11]  M. K. Md Arshad,et al.  Fully Depletion of Advanced Silicon on Insulator MOSFETs , 2015 .

[12]  Sorin Cristoloveanu,et al.  Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture , 2002 .

[13]  Bin Yu,et al.  FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.

[14]  F. Andrieu,et al.  Unusual gate coupling effect in extremely thin and short FDSOI MOSFETs , 2015 .

[15]  Abhinav Kranti,et al.  Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs : Analytical model and design considerations , 2006 .

[16]  Krishna C. Saraswat,et al.  Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs , 2003 .

[17]  Cor Claeys,et al.  Extensionless UTBB FDSOI Devices in Enhanced Dynamic Threshold Mode under Low Power Point of View , 2015 .

[18]  J.-P. Raskin,et al.  Underlap channel UTBB MOSFETs for low—power analog/RF applications , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[19]  Borivoje Nikolic,et al.  Circuit-Performance Implications for Double-Gate MOSFET Scaling below 25 nm , 2003 .

[20]  T. Skotnicki,et al.  16 nm planar NMOSFET manufacturable within state-of-the-art CMOS process thanks to specific design and optimisation , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[21]  A. Veloso,et al.  The impact of gate length scaling on UTBOX FDSOI devices: The digital/analog performance of extension-less structures , 2012, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS).

[22]  K. Fukuda,et al.  Undoped thin film FD-SOI CMOS with source/drain-to-gate non-overlapped structure for ultra low leak applications , 2005, 2005 IEEE International SOI Conference Proceedings.

[23]  A. Mallik,et al.  Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor , 2011, IEEE Transactions on Electron Devices.

[24]  Denis Flandre,et al.  Effect of parasitic elements on UTBB FD SOI MOSFETs RF figures of merit , 2014 .