Advanced CAD methodology for history effect characterization in partially depleted SOI libraries

[1]  Jerry G. Fossum,et al.  Dynamic floating-body instabilities in partially depleted SOI CMOS circuits , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[2]  Keith A. Jenkins,et al.  Body charge related transient effects in floating body SOI NMOSFETs , 1995, Proceedings of International Electron Devices Meeting.

[3]  Ching-Te Chuang,et al.  SOI for digital CMOS VLSI: design considerations and advances , 1998, Proc. IEEE.

[4]  Fari Assaderaghi Circuit styles and strategies for CMOS VLSI design on SOI , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Rajiv V. Joshi,et al.  Controlling floating-body effects for 0.13 /spl mu/m and 0.10 /spl mu/m SOI CMOS , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[6]  B. Redman-White,et al.  SOI CMOS circuit design exposed — Another dirty tricks campaign? , 2000 .

[7]  Kenneth L. Shepard CAD issues for CMOS VLSI design in SOI , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[8]  D. Wristers,et al.  Advantages and challenges of high performance CMOS on SOI , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[9]  Richard B. Brown,et al.  Novel circuit styles for minimization of floating body effects in scaled PD-SOI CMOS , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..