Measuring power and temperature from real processors
暂无分享,去创建一个
Jose Renau | Francisco J. Mesa-Martinez | Michael Brown | Joseph Nayfach-Battilana | F. Mesa-Martinez | Michael Brown | Jose Renau | Joseph Nayfach-Battilana
[1] Kevin Skadron,et al. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects , 2003 .
[2] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[3] J. Wakil,et al. Spatially-resolved imaging of microprocessor power (SIMP): hotspots in microprocessors , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..
[4] Sung Woo Chung,et al. Using On-Chip Event Counters For High-Resolution, Real-Time Temperature Measurement , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..
[5] Sung-Mo Kang,et al. ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Kevin Skadron,et al. Temperature-aware microarchitecture , 2003, ISCA '03.
[7] Jose Renau,et al. Power model validation through thermal measurements , 2007, ISCA '07.
[8] Norman P. Jouppi,et al. CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.
[9] Margaret Martonosi,et al. Runtime power monitoring in high-end processors: methodology and empirical data , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..