A 0.5V 300µW 50MS/s 180nm 6bit Flash ADC using inverter based comparators

This paper presents a 0.5 V, 50 MS/s, 6 bit Flash ADC designed using 180 nm CMOS technology. To reduce the silicon area and power requirement, an inverter based comparator is used in the design. Low threshold MOSFETs are used for the ultra low voltage operation. A simple clock delaying technique and back to back inverters in the comparator have been used to increase the power efficiency and speed of operation. A fat tree encoder design is used for digitizing comparator outputs. The measured SNDR at input frequency of 5.1 MHz is 31 dB. The measured maximum INL and DNL for a ramp input are 0.375 LSB and 0.025 LSB, respectively. The design consumes a very low power of 300 μW.

[1]  Soon-Jyh Chang,et al.  A 0.35-1 V 0.2-3 GS/s 4-bit low-power flash ADC for a solar-powered wireless module , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[2]  Kiat Seng Yeo,et al.  An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Kwang Young Kim,et al.  A low power 6-bit flash ADC with reference voltage and common-mode calibration , 2008, VLSIC 2008.

[4]  Kyusun Choi,et al.  Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[5]  Soon-Jyh Chang,et al.  A 10-bit 60-MS/s Low-Power Pipelined ADC With Split-Capacitor CDS Technique , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Denis C. Daly,et al.  A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy , 2009, IEEE Journal of Solid-State Circuits.

[7]  Xin Yin,et al.  Low-power 4-bit flash analogue to digital converter for ranging applications , 2011 .

[8]  H.C. Luong,et al.  A 1-V 100-MS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture , 2007, IEEE Journal of Solid-State Circuits.