The effects of datapath placement and C-slow retiming on three computational benchmarks
暂无分享,去创建一个
[1] Rainer Laur,et al. On the VLSI implementation of the international data encryption algorithm IDEA , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[2] Wolfgang Fichtner,et al. A 177 Mb/s VLSI implementation of the International Data Encryption Algorithm , 1994 .
[3] R. F. Lyon. Cost, power, and parallelism in speech signal processing , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[4] Stephen Dean Brown,et al. The case for registered routing switches in field programmable gate arrays , 2001, FPGA '01.
[5] George Varghese,et al. HSRA: high-speed, hierarchical synchronous reconfigurable array , 1999, FPGA '99.
[6] Duncan A. Buell,et al. Splash 2 - FPGAs in a custom computing machine , 1996 .
[7] Charles E. Leiserson,et al. Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .
[8] Allan Porterfield,et al. The Tera computer system , 1990 .
[9] Kris Gaj,et al. Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining , 2001, FPGA '01.
[10] Satnam Singh. Death of the RLOC? , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).
[11] John Wawrzynek,et al. Fast module mapping and placement for datapaths in FPGAs , 1998, FPGA '98.
[12] Richard J. Carter,et al. Attacking the semantic gap between application programming languages and configurable hardware , 2001, FPGA '01.
[13] Andreas Koch. Structured Design Implementation - A Strategy for Implementing Regular Datapaths on FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.