Test Scheduling for Circuits in Micron to Deep Submicron Technologies

We discuss the test scheduling problem in this paper. We first provide a historical perspective of the original test scheduling formulation that dealt only with resource conflicts, followed by the consideration of power constraint test scheduling. We then move on to the recent formulations which include dealing with thermal constraint. We explain solutions, their limitations and the challenges that remain. With the emergence of on-chip sensors, in future it may be possible to leverage the use of such sensors to arrive at more efficient schedules. The paper explains these new opportunities and suggests research directions. This paper also contains an exhaustive list of references that may help the researchers and practitioners dealing with this problem.

[1]  Parameswaran Ramanathan,et al.  Thermal-Aware Test Scheduling Using On-chip Temperature Sensors , 2011, 2011 24th Internatioal Conference on VLSI Design.

[2]  Krishnendu Chakrabarty,et al.  Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Fawnizu Azmadi Hussin,et al.  Power-Constrained SOC Test Schedules through Utilization of Functional Buses , 2006, 2006 International Conference on Computer Design.

[4]  Hideo Fujiwara,et al.  An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Petru Eles,et al.  Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns , 2008, 2008 Design, Automation and Test in Europe.

[6]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.

[7]  Julien Pouget,et al.  Multiple-Constraint Driven System-on-Chip Test Time Optimization , 2005, J. Electron. Test..

[8]  H. Fujiwara,et al.  Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip , 2007, 16th Asian Test Symposium (ATS 2007).

[9]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  Zebo Peng,et al.  An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[11]  Henryk Krawczyk,et al.  An Approximation Algorithm for Diagnostic Test Scheduling in Multicomputer Systems , 1985, IEEE Transactions on Computers.

[12]  Cheng-Wen Wu,et al.  A Graph-Based Approach to Power-Constrained SOC Test Scheduling , 2004, J. Electron. Test..

[13]  Bashir M. Al-Hashimi,et al.  Power constrained test scheduling using power profile manipulation , 2001 .

[14]  Zebo Peng,et al.  Test scheduling and scan-chain division under power constraint , 2001, Proceedings 10th Asian Test Symposium.

[15]  Mircea Vladutiu,et al.  A comparison of classical scheduling approaches in power-constrained block-test scheduling , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[16]  M. A. Breuer,et al.  Test schedules for VLSI circuits having built-in test hardware , 1987 .

[17]  Shambhu J. Upadhyaya,et al.  Power constrained test scheduling with dynamically varied TAM , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[18]  Lv Guang-wen.  Power Constraints in SOC Test Scheduling , 2009 .

[19]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Krishnendu Chakrabarty,et al.  Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs , 2008, 2008 Design, Automation and Test in Europe.

[21]  Erik Jan Marinissen,et al.  Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs , 2002, DAC '02.

[22]  Parameswaran Ramanathan,et al.  Power and Thermal Constrained Test Scheduling Under Deep Submicron Technologies , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Chunsheng Liu,et al.  Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[24]  Chunsheng Liu,et al.  Thermal-aware test scheduling and hot spot temperature minimization for core-based systems , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[25]  Nilanjan Mukherjee,et al.  Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm , 2002, Proceedings. International Test Conference.

[26]  Chen,et al.  Ant colony optimization approach for test scheduling of system on chip , 2009 .

[27]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[29]  Hideo Fujiwara,et al.  Power-Constrained Test Scheduling for Multi-Clock Domain SoCs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[30]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[31]  Erik Jan Marinissen,et al.  Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip , 2003, IEEE Trans. Computers.

[32]  Bashir M. Al-Hashimi,et al.  Power-conscious test synthesis and scheduling , 2003, IEEE Design & Test of Computers.

[33]  Petru Eles,et al.  Simulation-Driven Thermal-Safe Test Time Minimization for System-on-Chip , 2008, 2008 17th Asian Test Symposium.

[34]  Makoto Sugihara,et al.  A novel test methodology for core-based system LSIs and a testing time minimization problem , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[35]  Petru Eles,et al.  Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[36]  Krishnendu Chakrabarty,et al.  A unified approach to reduce SOC test data volume, scan power and testing time , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[37]  Érika F. Cota,et al.  Constraint-Driven Test Scheduling for NoC-Based Systems , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[38]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[39]  Santanu Chattopadhyay,et al.  A genetic algorithm based approach for system-on-chip test scheduling using dual speed TAM with power constraint , 2008 .

[40]  Erik Jan Marinissen,et al.  Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling , 2009, IEEE Transactions on Computers.

[41]  Subhasish Mitra,et al.  CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns , 2008, 2008 Design, Automation and Test in Europe.

[42]  Parameswaran Ramanathan,et al.  Partition Based SoC Test Scheduling with Thermal and Power Constraints under Deep Submicron Technologies , 2009, 2009 Asian Test Symposium.

[43]  Krishnendu Chakrabarty,et al.  Rapid generation of thermal-safe test schedules , 2005, Design, Automation and Test in Europe.

[44]  Hideo Fujiwara,et al.  Test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints , 2009, 2009 Asia and South Pacific Design Automation Conference.

[45]  Wei Cheng,et al.  Hierarchical SoC testing scheduling based on the ant colony algorithm , 2009, 2009 IEEE 8th International Conference on ASIC.

[46]  Christos A. Papachristou,et al.  Microprocessor based testing for core-based system on chip , 1999, DAC '99.

[47]  Luigi Carro,et al.  Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[48]  Krishnendu Chakrabarty,et al.  Improving thermal-safe test scheduling for core-based systems-on-chip using shift frequency scaling , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[49]  Erik Jan Marinissen,et al.  Test scheduling for modular SOCs in an abort-on-fail environment , 2005, European Test Symposium (ETS'05).

[50]  Petru Eles,et al.  Power Constrained and Defect-Probability Driven SoC Test Scheduling with Test Set Partitioning , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[51]  Kewal K. Saluja,et al.  Test Scheduling and Control for VLSI Built-In Self-Test , 1988, IEEE Trans. Computers.

[52]  Erik Jan Marinissen,et al.  SOC test architecture design for efficient utilization of test bandwidth , 2003, TODE.

[53]  Bashir M. Al-Hashimi,et al.  Power-constrained testing of VLSI circuits , 2003 .

[54]  Krishnendu Chakrabarty,et al.  Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[55]  Hideo Fujiwara,et al.  Thermal-Aware Test Access Mechanism and Wrapper Design Optimization for System-on-Chips , 2008, IEICE Trans. Inf. Syst..

[56]  Fang Liu,et al.  Test planning for mixed-signal SOCs with wrapped analog cores , 2005, Design, Automation and Test in Europe.

[57]  Parameswaran Ramanathan,et al.  Power and thermal constrained test scheduling , 2009, 2009 International Test Conference.

[58]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[59]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[60]  Kewal K. Saluja,et al.  TEST SCHEDULING IN TESTABLE VLSI CIRCUITS , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[61]  C. P. Ravikumar,et al.  Test Strategies for Low-Power Devices , 2008, J. Low Power Electron..

[62]  Krishnendu Chakrabarty,et al.  Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[63]  Qiang Xu,et al.  Test architecture design and optimization for three-dimensional SoCs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[64]  Li Shang,et al.  Temperature-aware test scheduling for multiprocessor systems-on-chip , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[65]  D.R. Chowdhury,et al.  Scheduling of Cores for Power Constrained System-on-Chip Testing , 2007, 15th International Conference on Advanced Computing and Communications (ADCOM 2007).

[66]  Sen-Pin Lin,et al.  Generating a family of testable designs using the BILBO methodology , 1993, J. Electron. Test..

[67]  Mohamed I. Elmasry,et al.  VLSI design synthesis with testability , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[68]  Julien Pouget,et al.  Defect-aware SOC test scheduling , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[69]  Wen-Ben Jone,et al.  A Scheme for Overlaying Concurrent Testing of VLSI Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[70]  Irith Pomeranz,et al.  SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[71]  Vivek Chickermane,et al.  A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs , 2008, 2008 IEEE International Test Conference.

[72]  Vishwani D. Agrawal,et al.  Power constraint scheduling of tests , 1994, Proceedings of 7th International Conference on VLSI Design.

[73]  Krishnendu Chakrabarty,et al.  SOC test planning using virtual test access architectures , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[74]  Zebo Peng,et al.  Power-aware test planning in the early system-on-chip design exploration process , 2006, IEEE Transactions on Computers.

[75]  Ming-Der Shieh,et al.  Efficient test scheduling for hierarchical core based design , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[76]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[77]  Cong Hu,et al.  TAM/wrapper Co-optimization And Test Scheduling For SOCs Based On Hybrid Genetic Algorithm , 2010, J. Comput..

[78]  Mircea Vladutiu,et al.  The left edge algorithm and the tree growing technique in block-test scheduling under power constraints , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[79]  Petru Eles,et al.  Thermal-Aware Test Scheduling for Core-Based SoC in an Abort-on-First-Fail Test Environment , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[80]  Q. Xu,et al.  Resource-constrained system-on-a-chip test: a survey , 2005 .

[81]  Petru Eles,et al.  A heuristic for thermal-safe SoC test scheduling , 2007, 2007 IEEE International Test Conference.

[82]  Shambhu J. Upadhyaya,et al.  Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[83]  M. Nourani,et al.  Test scheduling with power-time tradeoff and hot-spot avoidance using MILP , 2004 .

[84]  Hideo Fujiwara,et al.  System-on-chip test scheduling with reconfigurable core wrappers , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[85]  Huawei Li,et al.  T2- TAM:Reusing infrastructure resource to provide parallel testing for NoC based Chip , 2009, 2009 IEEE 8th International Conference on ASIC.

[86]  Krishnendu Chakrabarty,et al.  Test Resource Partitioning for System-on-a-Chip , 2002, Frontiers in electronic testing.

[87]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling , 2006, 2006 IEEE International Test Conference.

[88]  Erik G. Larsson,et al.  Power-Aware System-Level Test Planning , 2010 .

[89]  Bashir M. Al-Hashimi,et al.  Power conscious test synthesis and scheduling for BIST RTL data paths , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).