An examination of hardware acceleration in FPGA placement based on SA