Design of a Reconfigurable Data Cache for Image Processing Hardware