The advanced pattern designs with electrical test methodologies on through silicon via for CMOS image sensor

The through silicon via (TSV) technology brings a key to 3D integration on wafer level packaging (WLP) by stacking chips to generate direct electrical interconnecting paths. Most of the related literatures employed the daisy chain test patterns to measure the electrical continuity and to evaluate the single via resistance. However, the single via resistance is actually the contact resistance between the two metal layers at the via bottom. In this paper, we developed new test patterns with suitable electrical measurement methodologies to evaluate several typical performance, including the contact resistance, on TSV with better accuracy.

[1]  X. Baillin,et al.  Through silicon vias technology for CMOS image sensors packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[2]  R. Anciant,et al.  Through Silicon Vias Technology for CMOS Image Sensors Packaging: Presentation of Technology and Electrical Results , 2008, 2008 10th Electronics Packaging Technology Conference.

[3]  C. Laviron,et al.  Via first approach optimisation for Through Silicon Via applications , 2009, 2009 59th Electronic Components and Technology Conference.

[4]  Makoto Motoyoshi,et al.  Through-Silicon Via (TSV) , 2009, Proceedings of the IEEE.

[5]  P. De Moor,et al.  Sloped Through Wafer Vias for 3D Wafer Level Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.