VLSI neurocomputing with analog programmable chips and digital systolic array chips

Progress in the system architectures and VLSI implementations of analog and digital electrical neuroprocessors is described. In analog programmable neural chips, electronic neurons and synapses are realized by operational amplifiers and synthesized resistors, respectively. The synapse weight information is stored in the dynamically refreshed capacitors for medium-term storage or in the floating gates of double-polysilicon transistors for long-term storage. The adjustability of the voltage gain in the electronic neurons allows the implementation of hardware annealing to search for optimal solutions in network retrieving and learning processes very efficiently. In digital neural chips, systolic architecture is used to process the data in a pipelined format for the one-dimensional ring or two-dimensional mesh configurations. Various learning rules are directly supported in the digital approach. In many high-speed image processing applications, numerical computation can be done efficiently using an analog approach, while long-distance communication is best achieved through the digital approach.<<ETX>>

[1]  Bing J. Sheu,et al.  A compact and general-purpose neural chip with electrically programmable synapses , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[2]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[3]  Jenq-Neng Hwang,et al.  Parallel algorithms/architectures for neural networks , 1989, J. VLSI Signal Process..

[4]  L. Kohn,et al.  A 1,000,000 transistor microprocessor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  R. Pinkham,et al.  An 11-million Transistor Neural Network Execution Engine , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Mohammed Ismail,et al.  Issues in Analog VLSI and MOS Techniques for Neural Computing , 1989, Analog VLSI Implementation of Neural Systems.

[7]  Bing J. Sheu,et al.  VLSI image processor using analog programmable synapses and neurons , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[8]  Bing J. Sheu,et al.  Analog floating-gate synapses for general-purpose VLSI neural computation , 1991 .

[9]  Bing J. Sheu,et al.  Hardware annealing in analog VLSI neurocomputing , 1990 .

[10]  Oscal T.-C. Chen,et al.  Neural-based analog trainable vector quantizer and digital systolic processors , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[11]  Y. Tamura,et al.  A BiCMOS analog neural network with dynamically updated weights , 1992, 1990 37th IEEE International Conference on Solid-State Circuits.

[12]  Raoul Tawel,et al.  Adaptive Neurons For Artificial Neural Networks , 1990 .

[13]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.