Efficient Modeling of Crosstalk Noise on Power Distribution Networks for Contactless 3-D ICs

An efficient and frequency-dependent model describing the crosstalk noise on power distribution networks due to inductive links in contactless 3-D ICs is presented. A two-step approach is followed to model the crosstalk effect. During the first step, the mutual inductance between the power distribution network and the inductive link is analytically determined. Due to the weak dependence of mutual inductance to frequency, a magnetostatic model is proposed for this step. The model includes the physical and electrical characteristics of both the on-chip inductor and the wires of the power distribution network. In this way, different power network topologies can be modeled facilitating noise analysis in the vicinity of the on-chip inductor. This approach is justified by the typical use of regular power network topologies in modern integrated circuits. In the second stage, the noise is assessed with SPICE simulations, considering the mutual inductance between the two structures from the first step and the resistance variations due to high frequency effects. Thus, an efficient, scalable, and accurate method for the analysis of the crosstalk effects due to inductive links is provided, without resorting on computationally expensive and time consuming full-wave simulations. Compared with the full-wave simulations, the induced noise is evaluated four orders of magnitude faster with the proposed model. The accuracy of the proposed model is within 10% of the respective noise computed with a commercial electromagnetics simulator using the finite element method. An analysis including the effect of substrate resistivity on the crosstalk noise is also presented.

[1]  Tadahiro Kuroda,et al.  An 11Gb/s Inductive-Coupling Link with Burst Transmission , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  J. Long,et al.  The modeling, characterization, and design of monolithic inductors for silicon RF IC's , 1997, IEEE J. Solid State Circuits.

[3]  T.H. Lee,et al.  A physical model for planar spiral inductors on silicon , 1996, International Electron Devices Meeting. Technical Digest.

[4]  Lawrence T. Pileggi,et al.  Inductance 101: modeling and extraction , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  H. Greenhouse,et al.  Design of Planar Rectangular Microelectronic Inductors , 1974 .

[6]  Frederick Warren Grover,et al.  Inductance Calculations: Working Formulas and Tables , 1981 .

[7]  Avinoam Kolodny,et al.  On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits , 2008, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Tadahiro Kuroda,et al.  Inductive Coupled Communications , 2010 .

[9]  Sung Kyu Lim,et al.  Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Vasilis F. Pavlidis,et al.  Inter-tier crosstalk noise on power delivery networks for 3-D ICs with inductively-coupled interconnects , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[11]  C. Hoer,et al.  Exact inductance equations for rectangular conductors with applications to more complicated geometries , 1965 .

[12]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.

[13]  B. Floyd,et al.  The effects of substrate resistivity on RF component and circuit performance , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[14]  Eric Beyne,et al.  Reliability Challenges Related to TSV Integration and 3-D Stacking , 2016, IEEE Design & Test.

[15]  Vasilis F. Pavlidis,et al.  Contactless inter-tier communication for heterogeneous 3-D ICs , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[16]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[17]  C. Paul.  Inductance: Loop and Partial , 2009 .

[18]  Vasilis F. Pavlidis,et al.  Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs , 2015, 2015 European Conference on Circuit Theory and Design (ECCTD).

[19]  Vasilis F. Pavlidis,et al.  Crosstalk noise effects of on-chip inductive links on power delivery networks , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[20]  Tadahiro Kuroda,et al.  A 1Tb/s 3W Inductive-Coupling Transceiver Chip , 2007, 2007 Asia and South Pacific Design Automation Conference.

[21]  T. Sakurai,et al.  Crosstalk Countermeasures for High-Density Inductive-Coupling Channel Array , 2007, IEEE Journal of Solid-State Circuits.

[22]  Tony Tae-Hyoung Kim,et al.  2.31-Gb/s/ch Area-Efficient Crosstalk Canceled Hybrid Capacitive Coupling Interconnect for 3-D Integration , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Yu Cao,et al.  Frequency-independent equivalent circuit model for on-chip spiral inductors , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[24]  B. Razavi.  The Modeling, Characterization, and Design of Monolithic Inductors for Silicon RF IC's , 2003 .

[25]  C. Toumazou,et al.  A CMOS-Based ISFET Chemical Imager With Auto-Calibration Capability , 2011, IEEE Sensors Journal.

[26]  H. Ishikuro,et al.  Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[27]  John H. Lau,et al.  TSV manufacturing yield and hidden costs for 3D IC integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[28]  Tadahiro Kuroda,et al.  Cross talk countermeasures in inductive inter-chip wireless superconnect , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[29]  Yehea Ismail,et al.  Gasping the impact of on-chip inductance , 2001 .

[30]  Egidio Ragonese,et al.  A lumped scalable model for silicon integrated spiral inductors , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  T. Sakurai,et al.  A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package , 2006, IEEE Journal of Solid-State Circuits.

[32]  Tadahiro Kuroda,et al.  A 1 TB/s 1 pJ/b 6.4 ${\rm mm}^{2}/{\rm TB/s}$ QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[33]  Avinoam Kolodny,et al.  On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  J. Kraft,et al.  Through Silicon Via Reliability , 2012, IEEE Transactions on Device and Materials Reliability.