Exploiting reversible logic design for implementing adiabatic circuits

Today, energy saving is a major design target, since the number of mobile-or power-independent devices is increasing. These devices should operate as long as possible with one battery charge. Especially for designs where speed is of secondary importance, adiabatic circuits are a promising alternative. These kind of circuits are rather slow but extremely energy efficient. However, the full potential of adiabatic circuits can only be fully exploited if computations are conducted in a reversible fashion. This is not the case for conventional circuits which are usually composed of non-reversible gates such as AND, OR, etc. At the same time, design methods for so-called reversible circuits received significant interest — mainly motivated by emerging technologies such as quantum computation or encoder design. In this work, we exploit the accomplishments of these complementary areas and, realize fully reversible adiabatic circuits. Experimental evaluations show that this yields circuits which have a substantially smaller power consumption than conventional circuit technologies.

[1]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[2]  A. Prasad Vinod,et al.  Transistor Realization of Reversible TSG Gate and Reversible Adder Architectures , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  Saed G. Younis,et al.  Asymptotically zero energy computing using split-level charge recovery logic , 1994 .

[4]  Sk. Noor Mahammad,et al.  A novel adiabatic SRAM cell implementation using split level charge recovery logic , 2015, 2015 19th International Symposium on VLSI Design and Test.

[5]  K. Babulu,et al.  Design and implementation of H/W efficient Multiplier: Reversible logic gate approach , 2015, 2015 International Conference on Communications and Signal Processing (ICCSP).

[6]  Deog-Kyoon Jeong,et al.  Efficient charge recovery logic , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[7]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8]  Niraj K. Jha,et al.  An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Robert Wille,et al.  Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  John P. Hayes,et al.  Synthesis of reversible logic circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Robert Wille,et al.  Synthesis of approximate coders for on-chip interconnects using reversible logic , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Robert Wille,et al.  Make it reversible: Efficient embedding of non-reversible functions , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[13]  Robert Wille,et al.  Automatic design of low-power encoders using reversible circuit synthesis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Thierry Paul,et al.  Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.

[15]  Robert Wille,et al.  RevLib: An Online Resource for Reversible Functions and Reversible Circuits , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).

[16]  Robert Wille,et al.  SyReC: A hardware description language for the specification and synthesis of reversible circuits , 2016, Integr..

[17]  Robert Wille,et al.  From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.

[18]  Robert Wille,et al.  BDD-based synthesis of reversible logic for large functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[19]  Gaurav Kumar,et al.  Design and analysis of Toffoli gate using adiabatic technique , 2015, International Conference on Computing, Communication & Automation.

[20]  Kaushik Roy,et al.  Energy recovery circuits using reversible and partially reversible logic , 1996 .

[21]  E. Lutz,et al.  Experimental verification of Landauer’s principle linking information and thermodynamics , 2012, Nature.

[22]  Robert Wille,et al.  Taking one-to-one mappings for granted: Advanced logic design of encoder circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[23]  Robert Wille,et al.  Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[24]  Robert Wille,et al.  Improving Synthesis of Reversible Circuits: Exploiting Redundancies in Paths and Nodes of QMDDs , 2017, RC.

[25]  M. L. Keote,et al.  Design and implementation of energy efficient Adiabatic ECRL and basic gates , 2015, 2015 International Conference on Soft Computing Techniques and Implementations (ICSCTI).