Nonvolatile Memories: NOR vs. NAND Architectures
暂无分享,去创建一个
R. Micheloni | M. Sangalli | L. Crippa | I. Motta | R. Micheloni | L. Crippa | I. Motta | M. Sangalli
[1] R. L. Melcher,et al. 16.5 A 1.8V 128Mb 125MHz Multi-level Cell Flash Memory with Flexible Read While Write , 2003 .
[2] S. Yamada,et al. A 5-V-only operation 0.6- mu m flash EEPROM with row decoder scheme in triple-well structure , 1992 .
[3] Tae-Sung Jung,et al. A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[4] Jong-Wook Park,et al. A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications , 1996 .
[5] Chenming Hu,et al. Future CMOS scaling and reliability , 1993, Proc. IEEE.
[6] Roberto Bez,et al. Introduction to flash memory , 2003, Proc. IEEE.
[7] Piero Olivo,et al. Flash memory cells-an overview , 1997, Proc. IEEE.
[8] Carla Golla,et al. Flash Memories , 1999 .
[9] Rino Micheloni,et al. High-voltage management in single-supply CHE NOR-type flash memories , 2003 .
[10] Rino Micheloni,et al. VLSI-design of non-volatile memories , 2005 .
[11] L. Ravazzi,et al. Complete transient simulation of flash EEPROM devices , 1990, International Technical Digest on Electron Devices.
[12] S. Keeney,et al. Complete transient simulation of flash EEPROM devices , 1992 .
[13] M. Lenzlinger,et al. Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .