40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS

We present an integrated 2:1 multiplexer and a companion 1:2 demultiplexer in CMOS. Both integrated circuits (ICs) operate up to a bit rate of 40 Gb/s. The 2:1 multiplexer features two in-phase data inputs which are achieved by a master-slave flip-flop and a master-slave-master flip-flop. Current-mode logic is used because of the higher speed compared to static CMOS and the robustness against common-mode disturbances. The multiplexer uses no output buffer and directly drives the 50-/spl Omega/ environment. An inductance connected in series to the output in combination with shunt peaking is used to enhance the bandwidth of the multiplexer. Fully symmetric on-chip inductors are used for peaking. The inductors are mutually coupled to save chip area. Lumped equivalent models of both peaking inductors allow optimization of the circuit. The ICs are fabricated in a 120-nm standard CMOS technology and use 1.5-V supply voltage. Measured eye diagrams of both ICs demonstrate their performance.

[1]  M. Vadipour,et al.  A low–power 20–Gb/s CMOS 2:1 multiplexer/driver , 2002 .

[2]  Arpad L. Scholtz,et al.  Modeling of monolithic lumped planar transformers up to 20 GHz , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[3]  G. Knoblinger,et al.  A 0.13 /spl mu/m CMOS platform with Cu/low-k interconnects for system on chip applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[4]  Hans-Martin Rein,et al.  Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s , 1996, IEEE J. Solid State Circuits.

[5]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[6]  B. Razavi,et al.  Prospects of CMOS technology for high-speed optical communication circuits , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[7]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[8]  Hans-Martin Rein,et al.  60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique , 1997 .