Recent advances in single- and multi-site test optimization for DVS-based SoCs

Dynamic voltage scaling (DVS) combined with the partitioning of the System-on-Chip (SoC) into multiple voltage islands constitutes a powerful dynamic-power minimization technique. However, the sharing of the test-access mechanisms (TAMs) among different voltage islands, the necessity to test every core at multiple voltage levels and the low shift-frequency limits at the lower voltage levels introduce new test challenges and dramatically increase testing time. In this paper, we unfold challenges related to scheduling tests for DVS-based SoCs, and we describe recent advances for minimizing the test time, especially in multi-site-test environments.

[1]  Krishnendu Chakrabarty,et al.  Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands , 2011, 2011 Asian Test Symposium.

[2]  John M. Cohn,et al.  Managing power and performance for system-on-chip designs using Voltage Islands , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[3]  Krishnendu Chakrabarty,et al.  Test resource optimization for multi-site testing of SOCs under ATE memory depth constraints , 2002, Proceedings. International Test Conference.

[4]  Mark Zwolinski,et al.  Dynamic Voltage Scaling Aware Delay Fault Testing , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[5]  Jochen Rivoir.  Lowering cost of test: parallel test or low-cost ATE? , 2003, 2003 Test Symposium.

[6]  Will Tribbey,et al.  Numerical Recipes: The Art of Scientific Computing (3rd Edition) is written by William H. Press, Saul A. Teukolsky, William T. Vetterling, and Brian P. Flannery, and published by Cambridge University Press, © 2007, hardback, ISBN 978-0-521-88068-8, 1235 pp. , 1987, SOEN.

[7]  Bernard Chazelle,et al.  The Bottomn-Left Bin-Packing Heuristic: An Efficient Implementation , 1983, IEEE Transactions on Computers.

[8]  Bashir M. Al-Hashimi,et al.  Diagnosis of Multiple-Voltage Design With Bridge Defect , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Massoud Pedram,et al.  Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Erik Jan Marinissen,et al.  Optimisation of on-chip design-for-test infrastructure for maximal multi-site test throughput , 2005 .

[11]  Krishnendu Chakrabarty,et al.  Multi-site test optimization for multi-Vdd SoCs using space- and time- division multiplexing , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Bishop Brock,et al.  A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling , 2002, IEEE J. Solid State Circuits.

[13]  Krishnendu Chakrabarty,et al.  Time-division multiplexing for testing SoCs with DVS and multiple voltage islands , 2012, 2012 17th IEEE European Test Symposium (ETS).

[14]  J. Rivoir,et al.  Parallel test reduces cost of test more effectively than just a cheap tester , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[15]  G. Magklis,et al.  Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor , 2003, IEEE Micro.

[16]  Thomas D. Burd,et al.  Design issues for Dynamic Voltage Scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[17]  Ajay Khoche,et al.  Test economics for multi-site test with modern cost reduction techniques , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[18]  J. E. Glynn,et al.  Numerical Recipes: The Art of Scientific Computing , 1989 .

[19]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[20]  Krishnendu Chakrabarty,et al.  Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Bashir M. Al-Hashimi,et al.  Bridging Fault Test Method With Adaptive Power Management Awareness , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.