Enabling back propagation training of memristor crossbar neuromorphic processors
暂无分享,去创建一个
[1] Chris Yakopcic,et al. Memristor SPICE model and crossbar simulation based on devices with nanosecond switching time , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).
[2] Andrew S. Cassidy,et al. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).
[3] Johannes Schemmel,et al. Wafer-scale integration of analog neural networks , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).
[4] L. Chua. Memristor-The missing circuit element , 1971 .
[5] Luca Maria Gambardella,et al. Deep, Big, Simple Neural Nets for Handwritten Digit Recognition , 2010, Neural Computation.
[6] Peter Norvig,et al. Artificial Intelligence: A Modern Approach , 1995 .
[7] Kwabena Boahen,et al. Dynamic computation in a recurrent network of heterogeneous silicon neurons , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[8] W. Lu,et al. High-density Crossbar Arrays Based on a Si Memristive System , 2008 .
[9] Luis Ceze,et al. Neural Acceleration for General-Purpose Approximate Programs , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.
[10] Gert Cauwenberghs,et al. Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.
[11] Jacques-Olivier Klein,et al. Robust neural logic block (NLB) based on memristor crossbar array , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.
[12] Bernabé Linares-Barranco,et al. On Spike-Timing-Dependent-Plasticity, Memristive Devices, and Building a Self-Learning Visual Cortex , 2011, Front. Neurosci..
[13] Chris Yakopcic,et al. Exploring the design space of specialized multicore neural processors , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).
[14] Zheng Li,et al. Continuous real-world inputs can open up alternative accelerator designs , 2013, ISCA.
[15] Fabien Alibart,et al. Pattern classification by memristive crossbar circuits using ex situ and in situ training , 2013, Nature Communications.
[16] Dharmendra S. Modha,et al. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[17] P. K. Dubey,et al. Recognition, Mining and Synthesis Moves Comp uters to the Era of Tera , 2005 .
[18] Mikko H. Lipasti,et al. BenchNN: On the broad potential application scope of hardware neural network accelerators , 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC).
[19] Peter Norvig,et al. Artificial intelligence - a modern approach, 2nd Edition , 2003, Prentice Hall series in artificial intelligence.
[20] Steve Furber,et al. High-performance computing for systems of spiking neurons , 2006 .
[21] K. Boahen,et al. Programmable Connections in Neuromorphic Grids , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[22] Piotr Dudek,et al. Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.
[23] Luca Maria Gambardella,et al. Deep Big Simple Neural Nets Excel on Handwritten Digit Recognition , 2010, ArXiv.
[24] Karthikeyan Sankaralingam,et al. Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.