Design and implementation of 64 bit multiplier using vedic algorithm

As floating point architecture is very hot topic for researchers so challenges are always there to design the efficient Floating point architecture. Out of other operations, Floating point multiplication is the most commonly used operation and it requires the multiplication of the mantissa of Floating point numbers. This paper presents the highly efficient 64 bit multiplier for the mantissa calculation using rule or sutra of Vedic mathematics called Urdhva Tiryakbhyam Sutra which deals with vertically and crosswise multiplication. Using this sutra in the computation algorithm of DSP processors, can enhance the efficiency and at the same time can reduce the complexity, area, power consumption and delay. Starting from the design of 2 bit Vedic multiplier we went up to design 64 bit Vedic multiplier as presented in this paper. Vedic multiplier is coded in Verilog HDL and targeted to three different families of FPGA Spartan6, Virtex5 and Virtex6 in Xilinx 13.1 ISE software. Result is compared with the Karatsuba, Vedic-Karatsuba and Optimized Vedic multiplier and found 33% reduction in delay.

[1]  Prasanna Palsodkar,et al.  Design and implementation of goldschmidts algorithm for floating point division and square root , 2015, 2015 International Conference on Communications and Signal Processing (ICCSP).

[2]  Ravi Kishore Kodali,et al.  FPGA implementation of vedic floating point multiplier , 2015, 2015 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES).

[3]  Prasanna Palsodkar,et al.  Design and verification of Dadda algorithm based Binary Floating Point Multiplier , 2014, 2014 International Conference on Communication and Signal Processing.

[4]  P. Verma,et al.  Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool , 2012 .

[5]  Chan Mo Kim,et al.  Multiplier design based on ancient Indian Vedic Mathematics , 2008, 2008 International SoC Design Conference.

[6]  Sandeep Kakde,et al.  FPGA Implementation of 128-Bit Fused Multiply Add Unit for Crypto Processors , 2015, SSCC.

[7]  Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic , 2013, 2013 International Conference on Machine Intelligence and Research Advancement.

[8]  Sanjay L. Haridas,et al.  Design of High Performance IEEE754 Floating Point Multiplier Using Vedic Mathematics , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.

[9]  Sandeep Kakde,et al.  HDL implementation of 128- bit Fused Multiply Add unit for multi mode SoC , 2014, 2014 International Conference on Communication and Signal Processing.

[10]  A. Dandapat,et al.  High speed ASIC design of complex multiplier using Vedic Mathematics , 2011, IEEE Technology Students' Symposium.

[11]  Siddharth Goyal,et al.  Design and analysis of ALU: Vedic mathematics approach , 2015, International Conference on Computing, Communication & Automation.

[12]  M. Ramalatha,et al.  High speed energy efficient ALU design using Vedic multiplication techniques , 2009, 2009 International Conference on Advances in Computational Tools for Engineering Applications.