A 47ns 64KW × 4b CMOS DRAM with relaxed timing requirements
暂无分享,去创建一个
A 256Kb DRAM which eliminates the positive-going RAS signal edge from the internal timing by a time-out function, will be reported. The access time is 47ns with predecoding, and power dissipation is 115mW at 200ns cycle time.
[1] T. Yoshihara,et al. Soft error improvement of dynamic RAM with Hi-C structure , 1980, 1980 International Electron Devices Meeting.
[2] S. Stern,et al. A 70 ns high density 64K CMOS dynamic RAM , 1983, IEEE Journal of Solid-State Circuits.