FSMD Partitioning for Low Power Using ILP

It is well known that significant power savings can be obtained by disabling or shutting down parts of a circuit during idle periods. One method is to use a high level partitioning technique which considers both the controller and the datapath together. The FSMD is split into two or more simpler communicating processors. These separate processors can then be clock gated or power gated to achieve dramatic power savings since only one processor is active at any given time. Here, we propose a technique to efficiently partition a FSMD for power gating using an integer linear programming (ILP) approach. Implementing and analyzing a sample circuit shows that up to 41% static and dynamic power savings are possible. We then develop a framework to estimate the potential power savings. Using several sample circuits, the estimation framework shows that up to 69% static power savings and 30% dynamic power savings can be expected.

[1]  Wim Sweldens,et al.  Lifting scheme: a new philosophy in biorthogonal wavelet constructions , 1995, Optics + Photonics.

[2]  John P. Hayes,et al.  ILP-based optimization of sequential circuits for low power , 2003, ISLPED '03.

[3]  Trac D. Tran,et al.  Fast multiplierless approximation of the DCT with the lifting scheme , 2000, SPIE Optics + Photonics.

[4]  Gaetano Palumbo,et al.  Evaluation on power reduction applying gated clock approaches , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Trac D. Tran,et al.  Fast multiplierless approximations of the DCT with the lifting scheme , 2001, IEEE Trans. Signal Process..

[6]  Kaushik Roy,et al.  Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.

[7]  Henrique S. Malvar,et al.  Low-complexity transform and quantization in H.264/AVC , 2003, IEEE Trans. Circuits Syst. Video Technol..

[8]  Yici Cai,et al.  FSM decomposition for power gating design automation in sequential circuits , 2005, 2005 6th International Conference on ASIC.

[9]  Frank Vahid,et al.  FSMD functional partitioning for low power , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[10]  Mircea R. Stan,et al.  Circuit-level techniques to control gate leakage for sub-100nm CMOS , 2002, ISLPED '02.

[11]  Nikitas J. Dimopoulos,et al.  Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction , 2007, SAMOS.

[12]  Pradip Bose,et al.  Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[13]  Nikitas J. Dimopoulos,et al.  Efficient Automated Clock Gating Using CoDeL , 2006, SAMOS.