Analysis of various delay elements @ 16-nm technology node

This paper makes a profound study of seven different non-programmable delay elements. Signals can be delayed by a desired amount by passing it through these delay elements. Maintaining the signal integrity while incorporating certain delay is also a vital role of these delay elements. Performance evaluation of these delay circuits is presented in terms of different design metrics to lay down comparison among these circuits. This work will help design engineers to select appropriate delay elements based upon their specific requirements. Reported results are based on extensive simulations performed on SPICE simulator using predictive technology model (PTM) @ 16-nm technology node.

[1]  Basab Bijoy Pal,et al.  Revisiting performance of various delay elements to realize a trigger pulse generator , 2015, 2015 International Conference on Smart Sensors and Systems (IC-SSS).

[2]  Nihar R. Mahapatra,et al.  Comparison and analysis of delay elements , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[3]  Pooja Saxena,et al.  Design of a Novel Current Balanced Voltage Controlled Delay Element , 2014 .

[4]  Vishwani D. Agrawal,et al.  High-performance circuit testing with slow-speed testers , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[6]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[7]  Aminul Islam,et al.  Trigger Pulse Generator Using Proposed Buffered Delay Model and Its Application , 2015 .

[8]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[9]  Aminul Islam,et al.  Nonvolatile and Robust Design of Content Addressable Memory Cell Using Magnetic Tunnel Junction at Nanoscale Regime , 2015, IEEE Transactions on Magnetics.

[10]  Manoj Sachdev,et al.  A methodology for testing high-performance circuits at arbitrarily low test frequency , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[11]  Hitoshi Tanaka,et al.  An on-chip clock-adjusting circuit with sub-100-ps resolution for a high-speed DRAM interface , 2000 .

[12]  Chun-Chi Chen,et al.  A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy , 2007, IEEE Transactions on Nuclear Science.

[13]  Aminul Islam,et al.  A Compact Low Power High Frequency Pulse Generator , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.

[14]  Wonchan Kim,et al.  A Low Voltage Low Power CMOS Delay Element , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[15]  Nihar R. Mahapatra,et al.  Efficient techniques based on gate triggering for designing static CMOS ICs with very low glitch power dissipation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).