Transition Test on UltraSPARC- T2 Microprocessor
暂无分享,去创建一个
Subhra Bhattacharya | David Curwen | Liang-Chi Chen | Peter Dahlgren | Thomas A. Ziaja | Paul Dickinson | Olivier Caty | Wendy Yee | Murali M. R. Gala | Ellen Su | Prasad Mantri | Kevin Woodling | Guixiang Gu | Tim Nguyen | S. Bhattacharya | D. Curwen | O. Caty | P. Dahlgren | Prasad Mantri | T. Ziaja | Liang-Chi Chen | M. Gala | P. Dickinson | K. Woodling | W. Yee | Ellen Su | Guixiang Gu | T. Nguyen
[1] C. Pyron,et al. DFT advances in the Motorola's MPC7400, a PowerPC G4 microprocessor. , 1999 .
[2] Dawit Belete,et al. DFT advances in Motorola's Next-Generation 74xx PowerPC/sup TM/ microprocessor , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[3] Kun-Han Tsai,et al. At-Speed Testing with Timing Exceptions and Constraints-Case Studies , 2006, 2006 15th Asian Test Symposium.
[4] Amitava Majumdar,et al. A scalable, low cost design-for-test architecture for UltraSPARC/spl trade/ chip multi-processors , 2002, Proceedings. International Test Conference.
[5] Ashok Kumar,et al. An 8-Core 64-Thread 64b Power-Efficient SPARC SoC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] Hong Kim,et al. Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chip , 2007, 2007 IEEE International Test Conference.
[7] Nandu Tendolkar,et al. Novel techniques for achieving high at-speed transition fault test coverage for Motorola's microprocessors based on PowerPC/spl trade/ instruction set architecture , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[8] Janusz Rajski,et al. High-frequency, at-speed scan testing , 2003, IEEE Design & Test of Computers.
[9] Dhiraj Goswami,et al. Improved handling of false and multicycle paths in ATPG , 2006, 24th IEEE VLSI Test Symposium.
[10] P. Nigh,et al. An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[11] Nandu Tendolkar,et al. At-speed testing of delay faults for Motorola's MPC7400, a PowerPC/sup TM/ microprocessor , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[12] Dawit Belete,et al. Use of DFT techniques in speed grading a 1 GHz+ microprocessor , 2002, Proceedings. International Test Conference.
[13] Sreejit Chakravarty,et al. Transition tests for high performance microprocessors , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).
[14] Edward J. McCluskey,et al. Multiple-output propagation transition fault test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[15] Mark Johnson,et al. At-Speed Structural Test For High-Performance ASICs , 2006, 2006 IEEE International Test Conference.
[16] Jacob A. Abraham,et al. On correlating structural tests with functional tests for speed binning of high performance design , 2004, 2004 International Conferce on Test.
[17] Siyad C. Ma,et al. Testability features of AMD-K6/sup TM/ microprocessor , 1997, Proceedings International Test Conference 1997.
[18] Kenneth M. Butler,et al. Scan-based transition fault testing - implementation and low cost test challenges , 2002, Proceedings. International Test Conference.
[19] Bruce Long,et al. DFT advances in the Motorola's MPC7400, a PowerPC/sup TM/ G4 microprocessor , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).